{"title":"用于802.11a的0.18 /spl mu/m CMOS 10ghz频率合成器[收发器应用]","authors":"N. Pavlovic, J. Gosselin, K. Mistry, D. Leenaerts","doi":"10.1109/ESSCIR.2004.1356694","DOIUrl":null,"url":null,"abstract":"This work presents a fully integrated frequency synthesiser for 802.11 standard. The synthesiser uses a 10 GHz VCO and a 16/17 dual modulus prescaler based on phase switching. The power consumption is 77 mW from a 1.8 V supply. The die size is only 0.43 mm/sup 2/ in a 0.18 /spl mu/m digital five metal CMOS process. The in-band phase noise is below -90 dBc/Hz at 100 kHz, meeting the requirements.","PeriodicalId":294077,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"A 10 GHz frequency synthesiser for 802.11a in 0.18 /spl mu/m CMOS [transceiver applications]\",\"authors\":\"N. Pavlovic, J. Gosselin, K. Mistry, D. Leenaerts\",\"doi\":\"10.1109/ESSCIR.2004.1356694\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents a fully integrated frequency synthesiser for 802.11 standard. The synthesiser uses a 10 GHz VCO and a 16/17 dual modulus prescaler based on phase switching. The power consumption is 77 mW from a 1.8 V supply. The die size is only 0.43 mm/sup 2/ in a 0.18 /spl mu/m digital five metal CMOS process. The in-band phase noise is below -90 dBc/Hz at 100 kHz, meeting the requirements.\",\"PeriodicalId\":294077,\"journal\":{\"name\":\"Proceedings of the 30th European Solid-State Circuits Conference\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-11-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 30th European Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIR.2004.1356694\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIR.2004.1356694","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 10 GHz frequency synthesiser for 802.11a in 0.18 /spl mu/m CMOS [transceiver applications]
This work presents a fully integrated frequency synthesiser for 802.11 standard. The synthesiser uses a 10 GHz VCO and a 16/17 dual modulus prescaler based on phase switching. The power consumption is 77 mW from a 1.8 V supply. The die size is only 0.43 mm/sup 2/ in a 0.18 /spl mu/m digital five metal CMOS process. The in-band phase noise is below -90 dBc/Hz at 100 kHz, meeting the requirements.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
