混合模拟/数字在混合双极/MOS技术

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI:10.1109/ASIC.1990.186146

B. Graindourze, H. Casier

{"title":"混合模拟/数字在混合双极/MOS技术","authors":"B. Graindourze, H. Casier","doi":"10.1109/ASIC.1990.186146","DOIUrl":null,"url":null,"abstract":"SBIMOS tools for mixed analog/digital applications are discussed. This 40-V BiCMOS technology, together with the design system and the libraries, supports the integration of high-performance analog/digital in an ASIC at a low semicustom cost. This is illustrated by showing some standard cells followed by a compiled filter and an integrated circuit.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Mixed analog/digital in a mixed bipolar/MOS technology\",\"authors\":\"B. Graindourze, H. Casier\",\"doi\":\"10.1109/ASIC.1990.186146\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"SBIMOS tools for mixed analog/digital applications are discussed. This 40-V BiCMOS technology, together with the design system and the libraries, supports the integration of high-performance analog/digital in an ASIC at a low semicustom cost. This is illustrated by showing some standard cells followed by a compiled filter and an integrated circuit.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186146\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186146","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

讨论了用于混合模拟/数字应用的shimos工具。这种40v BiCMOS技术，连同设计系统和库，支持在ASIC中以低半定制成本集成高性能模拟/数字。这是通过显示一些标准单元，然后是编译滤波器和集成电路来说明的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Mixed analog/digital in a mixed bipolar/MOS technology

SBIMOS tools for mixed analog/digital applications are discussed. This 40-V BiCMOS technology, together with the design system and the libraries, supports the integration of high-performance analog/digital in an ASIC at a low semicustom cost. This is illustrated by showing some standard cells followed by a compiled filter and an integrated circuit.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit

自引率

0.00%

发文量

期刊最新文献

A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)