一种高速片对片通信的三维MCM制造新技术:垂直连接薄膜芯片(VCTC)技术

S. Takahashi, T. Onodera, Y. Hayashi, T. Kunio
{"title":"一种高速片对片通信的三维MCM制造新技术:垂直连接薄膜芯片(VCTC)技术","authors":"S. Takahashi, T. Onodera, Y. Hayashi, T. Kunio","doi":"10.1109/VLSIT.1995.520894","DOIUrl":null,"url":null,"abstract":"A new 3-D MCM fabrication technology referred as \"Vertically Connected Thin-film Chip (VCTC)\" technology, has been developed. The VCTC process consists of chip thinning by CMP, the thinned-chip stacking by polyimide adhesive, and vertical interconnection formation by polyimide dry-etching and gold plating. From the SPICE simulation, short line length is a main factor to realize high-speed inter-chip communication with small delay, so the VCTC technology is effective on high-speed systems.","PeriodicalId":328379,"journal":{"name":"1995 Symposium on VLSI Technology. Digest of Technical Papers","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A new 3-D MCM fabrication technology for high-speed chip-to-chip communication: vertically connected thin-film chip (VCTC) technology\",\"authors\":\"S. Takahashi, T. Onodera, Y. Hayashi, T. Kunio\",\"doi\":\"10.1109/VLSIT.1995.520894\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new 3-D MCM fabrication technology referred as \\\"Vertically Connected Thin-film Chip (VCTC)\\\" technology, has been developed. The VCTC process consists of chip thinning by CMP, the thinned-chip stacking by polyimide adhesive, and vertical interconnection formation by polyimide dry-etching and gold plating. From the SPICE simulation, short line length is a main factor to realize high-speed inter-chip communication with small delay, so the VCTC technology is effective on high-speed systems.\",\"PeriodicalId\":328379,\"journal\":{\"name\":\"1995 Symposium on VLSI Technology. Digest of Technical Papers\",\"volume\":\"64 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-06-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1995 Symposium on VLSI Technology. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1995.520894\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 Symposium on VLSI Technology. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1995.520894","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

一种新的三维MCM制造技术被称为垂直连接薄膜芯片(VCTC)技术。VCTC工艺包括CMP减薄芯片、聚酰亚胺胶粘剂将变薄的芯片堆叠、聚酰亚胺干蚀刻和镀金形成垂直互连。从SPICE仿真可以看出,短线路长度是实现芯片间高速小时延通信的主要因素,因此VCTC技术在高速系统中是有效的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A new 3-D MCM fabrication technology for high-speed chip-to-chip communication: vertically connected thin-film chip (VCTC) technology
A new 3-D MCM fabrication technology referred as "Vertically Connected Thin-film Chip (VCTC)" technology, has been developed. The VCTC process consists of chip thinning by CMP, the thinned-chip stacking by polyimide adhesive, and vertical interconnection formation by polyimide dry-etching and gold plating. From the SPICE simulation, short line length is a main factor to realize high-speed inter-chip communication with small delay, so the VCTC technology is effective on high-speed systems.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Semiconductor CIM system, innovation toward the year 2000 CVD SiN/sub X/ anti-reflective coating for sub-0.5 /spl mu/m lithography Advantage of small geometry silicon MOSFETs for high-frequency analog applications under low power supply voltage of 0.5 V The influence of oxygen at epitaxial Si/Si substrate interface for 0.1 /spl mu/m epitaxial Si channel N-MOSFETs grown by UHV-CVD High-current, small parasitic capacitance MOS FET on a poly-Si interlayered (PSI: /spl Psi/) SOI wafer
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1