超导数字电子器件中支持vlsi的EDA工具的进展

S. Whiteley, J. Kawa
{"title":"超导数字电子器件中支持vlsi的EDA工具的进展","authors":"S. Whiteley, J. Kawa","doi":"10.1109/ISEC46533.2019.8990931","DOIUrl":null,"url":null,"abstract":"Synopsys is developing a complete design flow tool set for use with superconductive digital logic, initially focusing on ERSFQ and AQFP technologies. This flow begins with design synthesis of a high level logic description, automating cell placement, routing, and design validation. Circuit simulation and statistical analysis tools utilizing advanced TCAD techniques are also under development. The flow will provide a tool set to address all requirements culminating with a tape-out. The proposed flow will parallel the functionality used routinely in the semiconductor industry, but is still at a very early stage of development for superconductors.","PeriodicalId":250606,"journal":{"name":"2019 IEEE International Superconductive Electronics Conference (ISEC)","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Progress Toward VLSI-Capable EDA Tools for Superconductive Digital Electronics\",\"authors\":\"S. Whiteley, J. Kawa\",\"doi\":\"10.1109/ISEC46533.2019.8990931\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Synopsys is developing a complete design flow tool set for use with superconductive digital logic, initially focusing on ERSFQ and AQFP technologies. This flow begins with design synthesis of a high level logic description, automating cell placement, routing, and design validation. Circuit simulation and statistical analysis tools utilizing advanced TCAD techniques are also under development. The flow will provide a tool set to address all requirements culminating with a tape-out. The proposed flow will parallel the functionality used routinely in the semiconductor industry, but is still at a very early stage of development for superconductors.\",\"PeriodicalId\":250606,\"journal\":{\"name\":\"2019 IEEE International Superconductive Electronics Conference (ISEC)\",\"volume\":\"88 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE International Superconductive Electronics Conference (ISEC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISEC46533.2019.8990931\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE International Superconductive Electronics Conference (ISEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISEC46533.2019.8990931","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

Synopsys正在开发一套用于超导数字逻辑的完整设计流程工具集,最初专注于ERSFQ和AQFP技术。该流程从高级逻辑描述的设计综合开始,自动化单元放置、路由和设计验证。利用先进的TCAD技术的电路仿真和统计分析工具也在开发中。该流程将提供一个工具集,以解决所有需求,最终以带出结束。拟议的流程将平行于半导体工业中常规使用的功能,但超导体仍处于发展的早期阶段。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Progress Toward VLSI-Capable EDA Tools for Superconductive Digital Electronics
Synopsys is developing a complete design flow tool set for use with superconductive digital logic, initially focusing on ERSFQ and AQFP technologies. This flow begins with design synthesis of a high level logic description, automating cell placement, routing, and design validation. Circuit simulation and statistical analysis tools utilizing advanced TCAD techniques are also under development. The flow will provide a tool set to address all requirements culminating with a tape-out. The proposed flow will parallel the functionality used routinely in the semiconductor industry, but is still at a very early stage of development for superconductors.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
qEC: A Logical Equivalence Checking Framework Targeting SFQ Superconducting Circuits Noise Contribution to Switching Current Distributions in NbN Nanowires An Automated Place and Route Methodology for Asynchronous SFQ Circuit Design Design of Datapath Circuits for a Bit-Parallel 8-bit RSFQ Microprocessor Series Arrays of Long Josephson Junctions Fabricated with a Focused Helium Ion Beam in YBa2Cu3O7-δ
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1