化学镀铜热压缩Cu-Cu键合及键合界面内空洞的演化

C.H. Huang, P. S. Shih, J.H. Huang, S. J. Gräfner, Y.A. Chen, C. Kao
{"title":"化学镀铜热压缩Cu-Cu键合及键合界面内空洞的演化","authors":"C.H. Huang, P. S. Shih, J.H. Huang, S. J. Gräfner, Y.A. Chen, C. Kao","doi":"10.1109/ectc51906.2022.00342","DOIUrl":null,"url":null,"abstract":"Direct Cu-Cu bonding is successfully bonded at 250 °C, 5MPa under 10−2 torr for 15min with the use of electroless fabricated Cu. Several effected factors on bonding interface including temperature, pressure, surface roughness, and time are studied.Direct Cu-Cu bonding in Cu pillar bump is currently used to replace traditional solder bump due to the capability of scaling down pitch, better electrical and mechanical properties. Among all methods to fabricate Cu, electroless plating possesses the advantages of simple fabrication process, high uniformity and low cost. Moreover, the autocatalytic behavior of electroless deposition shows a high level of competence on massive production of uniform Cu layer without the use of external electrical energy under atmospheric environment, which is beneficial to the industries. Therefore, it is worthy of developing Cu-Cu bonding process using electroless fabricated Cu for future three-dimensional (3D) integration applications.In this study, Cu films are first deposited on silicon substrates. Chemical Mechanical Polishing (CMP) process is used to reduce the surface roughness of electroless Cu for comparing the bonding interface of different roughness. The effects of temperature, external pressure, surface roughness, and bonding time are studied to optimize the bonding parameters. Through prolonged annealing under 10−2 torr, the void ratio of the bonded joints can be further reduced. Several factors which contribute to the reduction of interfacial voids are studied and their mechanisms are delivered. To sum, a newly Cu- Cu bonding using electroless fabricated Cu is developed and optimized.","PeriodicalId":139520,"journal":{"name":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Thermal Compression Cu-Cu bonding using electroless Cu and the evolution of voids within bonding interface\",\"authors\":\"C.H. Huang, P. S. Shih, J.H. Huang, S. J. Gräfner, Y.A. Chen, C. Kao\",\"doi\":\"10.1109/ectc51906.2022.00342\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Direct Cu-Cu bonding is successfully bonded at 250 °C, 5MPa under 10−2 torr for 15min with the use of electroless fabricated Cu. Several effected factors on bonding interface including temperature, pressure, surface roughness, and time are studied.Direct Cu-Cu bonding in Cu pillar bump is currently used to replace traditional solder bump due to the capability of scaling down pitch, better electrical and mechanical properties. Among all methods to fabricate Cu, electroless plating possesses the advantages of simple fabrication process, high uniformity and low cost. Moreover, the autocatalytic behavior of electroless deposition shows a high level of competence on massive production of uniform Cu layer without the use of external electrical energy under atmospheric environment, which is beneficial to the industries. Therefore, it is worthy of developing Cu-Cu bonding process using electroless fabricated Cu for future three-dimensional (3D) integration applications.In this study, Cu films are first deposited on silicon substrates. Chemical Mechanical Polishing (CMP) process is used to reduce the surface roughness of electroless Cu for comparing the bonding interface of different roughness. The effects of temperature, external pressure, surface roughness, and bonding time are studied to optimize the bonding parameters. Through prolonged annealing under 10−2 torr, the void ratio of the bonded joints can be further reduced. Several factors which contribute to the reduction of interfacial voids are studied and their mechanisms are delivered. To sum, a newly Cu- Cu bonding using electroless fabricated Cu is developed and optimized.\",\"PeriodicalId\":139520,\"journal\":{\"name\":\"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ectc51906.2022.00342\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc51906.2022.00342","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

使用化学制备的Cu,在250°C, 5MPa, 10 - 2 torr, 15min的条件下成功地进行了直接Cu-Cu键合。研究了温度、压力、表面粗糙度和时间等因素对粘接界面的影响。铜柱凸点中的直接Cu-Cu键合由于具有缩小节距的能力,以及更好的电气和机械性能,目前被用于取代传统的凸点。在各种制备铜的方法中,化学镀具有制备工艺简单、均匀性高、成本低等优点。此外,化学沉积的自催化性能显示出在大气环境下不使用外部电能大批量生产均匀铜层的能力,这对工业是有利的。因此,在未来的三维(3D)集成应用中,开发化学制备Cu-Cu键合工艺是值得的。在这项研究中,Cu薄膜首先沉积在硅衬底上。采用化学机械抛光(CMP)工艺降低化学镀铜的表面粗糙度,比较不同粗糙度的结合界面。研究了温度、外压、表面粗糙度和键合时间对键合参数的影响。通过在10−2 torr下长时间退火,可以进一步降低粘结接头的空穴率。研究了减少界面空隙的几个因素,并给出了它们的作用机理。总之,开发和优化了一种新的化学制备Cu- Cu键合方法。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Thermal Compression Cu-Cu bonding using electroless Cu and the evolution of voids within bonding interface
Direct Cu-Cu bonding is successfully bonded at 250 °C, 5MPa under 10−2 torr for 15min with the use of electroless fabricated Cu. Several effected factors on bonding interface including temperature, pressure, surface roughness, and time are studied.Direct Cu-Cu bonding in Cu pillar bump is currently used to replace traditional solder bump due to the capability of scaling down pitch, better electrical and mechanical properties. Among all methods to fabricate Cu, electroless plating possesses the advantages of simple fabrication process, high uniformity and low cost. Moreover, the autocatalytic behavior of electroless deposition shows a high level of competence on massive production of uniform Cu layer without the use of external electrical energy under atmospheric environment, which is beneficial to the industries. Therefore, it is worthy of developing Cu-Cu bonding process using electroless fabricated Cu for future three-dimensional (3D) integration applications.In this study, Cu films are first deposited on silicon substrates. Chemical Mechanical Polishing (CMP) process is used to reduce the surface roughness of electroless Cu for comparing the bonding interface of different roughness. The effects of temperature, external pressure, surface roughness, and bonding time are studied to optimize the bonding parameters. Through prolonged annealing under 10−2 torr, the void ratio of the bonded joints can be further reduced. Several factors which contribute to the reduction of interfacial voids are studied and their mechanisms are delivered. To sum, a newly Cu- Cu bonding using electroless fabricated Cu is developed and optimized.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Transient Thermal Modeling of Die Bond Process in Multiple Die Stacked Flash Memory Package Development and Application of the Moisture-Dependent Viscoelastic Model of Polyimide in Hygro-Thermo-Mechanical Analysis of Fan-Out Interconnect Superb sinterability of the Cu paste consisting of bimodal size distribution Cu nanoparticles for low-temperature and pressureless sintering of large-area die attachment and the sintering mechanism Demonstration of Substrate Embedded Ni-Zn Ferrite Core Solenoid Inductors Using a Photosensitive Glass Substrate A De-Embedding and Embedding Procedure for High-Speed Channel Eye Diagram Oscilloscope Measurement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1