基于自适应测试和输出特性的模拟电路故障诊断

Y. Miura, J. Kato
{"title":"基于自适应测试和输出特性的模拟电路故障诊断","authors":"Y. Miura, J. Kato","doi":"10.1109/DFT.2006.30","DOIUrl":null,"url":null,"abstract":"A method for diagnosing analog circuits that is realized by combining the operation-region model and the X-Y zoning method have been proposed. In the method, the authors cloud implement a diagnosis procedure based on a diagnostic method for digital circuits. In this paper, the method by using an adaptive test to obtain a shorter diagnostic sequence length was improved and its characteristics were shown. Moreover, a new data processing method that utilizes the output response of a circuit to obtain better diagnostic performance was proposed. The effectiveness of the proposed methods by applying them to ITC'97 benchmark circuits was demonstrated with hard faults and soft faults. These improved methods can reduce a diagnostic sequence length without degrading the performance of diagnostic resolution and CPU time","PeriodicalId":113870,"journal":{"name":"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","volume":"410 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Fault Diagnosis of Analog Circuits Based on Adaptive Test and Output Characteristics\",\"authors\":\"Y. Miura, J. Kato\",\"doi\":\"10.1109/DFT.2006.30\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A method for diagnosing analog circuits that is realized by combining the operation-region model and the X-Y zoning method have been proposed. In the method, the authors cloud implement a diagnosis procedure based on a diagnostic method for digital circuits. In this paper, the method by using an adaptive test to obtain a shorter diagnostic sequence length was improved and its characteristics were shown. Moreover, a new data processing method that utilizes the output response of a circuit to obtain better diagnostic performance was proposed. The effectiveness of the proposed methods by applying them to ITC'97 benchmark circuits was demonstrated with hard faults and soft faults. These improved methods can reduce a diagnostic sequence length without degrading the performance of diagnostic resolution and CPU time\",\"PeriodicalId\":113870,\"journal\":{\"name\":\"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems\",\"volume\":\"410 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DFT.2006.30\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2006.30","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

提出了一种将工作区域模型与X-Y分区法相结合的模拟电路诊断方法。在该方法中,作者云实现了一个基于数字电路诊断方法的诊断程序。本文对利用自适应测试获得较短诊断序列长度的方法进行了改进,并展示了其特点。此外,提出了一种利用电路的输出响应来获得更好诊断性能的数据处理方法。通过对ITC'97基准电路的硬故障和软故障的分析,验证了所提方法的有效性。这些改进的方法可以在不降低诊断分辨率和CPU时间的情况下减少诊断序列长度
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Fault Diagnosis of Analog Circuits Based on Adaptive Test and Output Characteristics
A method for diagnosing analog circuits that is realized by combining the operation-region model and the X-Y zoning method have been proposed. In the method, the authors cloud implement a diagnosis procedure based on a diagnostic method for digital circuits. In this paper, the method by using an adaptive test to obtain a shorter diagnostic sequence length was improved and its characteristics were shown. Moreover, a new data processing method that utilizes the output response of a circuit to obtain better diagnostic performance was proposed. The effectiveness of the proposed methods by applying them to ITC'97 benchmark circuits was demonstrated with hard faults and soft faults. These improved methods can reduce a diagnostic sequence length without degrading the performance of diagnostic resolution and CPU time
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Employing On-Chip Jitter Test Circuit for Phase Locked Loop Self-Calibration Timing Failure Analysis of Commercial CPUs Under Operating Stress A Built-In Redundancy-Analysis Scheme for Self-Repairable RAMs with Two-Level Redundancy Effect of Process Variation on the Performance of Phase Frequency Detector Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1