22nm FDSOI的28GHz滑动中频接收机

S. Fang, Frank Zhang, A. Bellaouar, S. Embabi
{"title":"22nm FDSOI的28GHz滑动中频接收机","authors":"S. Fang, Frank Zhang, A. Bellaouar, S. Embabi","doi":"10.1109/ESSCIRC.2019.8902515","DOIUrl":null,"url":null,"abstract":"A fully-integrated 28GHz sliding-IF receiver for 5G applications is presented. Implemented in 22nm FDSOI, the receiver utilizes the back-gate voltage control that is available in FDSOI to improve circuit performances by adjusting the centering of the LNA resonance load, the RON of mixer switches, and the duty-cycle of the quadrature 2nd LO. The design consists of LNA, RF mixer, inter-stage gm-cell, IF quadrature mixer, TIAs, and LO chain. This receiver achieves a low noise figure of 3.5dB while consuming 19.5mW of power. The measured gain and input P1dB are 37.5dB and -31dBm, respectively. The receiver occupies an active area of 0.09mm2.","PeriodicalId":402948,"journal":{"name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","volume":"158 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 28GHz Sliding-IF Receiver in 22nm FDSOI\",\"authors\":\"S. Fang, Frank Zhang, A. Bellaouar, S. Embabi\",\"doi\":\"10.1109/ESSCIRC.2019.8902515\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fully-integrated 28GHz sliding-IF receiver for 5G applications is presented. Implemented in 22nm FDSOI, the receiver utilizes the back-gate voltage control that is available in FDSOI to improve circuit performances by adjusting the centering of the LNA resonance load, the RON of mixer switches, and the duty-cycle of the quadrature 2nd LO. The design consists of LNA, RF mixer, inter-stage gm-cell, IF quadrature mixer, TIAs, and LO chain. This receiver achieves a low noise figure of 3.5dB while consuming 19.5mW of power. The measured gain and input P1dB are 37.5dB and -31dBm, respectively. The receiver occupies an active area of 0.09mm2.\",\"PeriodicalId\":402948,\"journal\":{\"name\":\"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)\",\"volume\":\"158 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2019.8902515\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2019.8902515","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

介绍了一种用于5G应用的全集成28GHz滑动中频接收机。在22nm FDSOI中实现,接收器利用FDSOI中可用的反向电压控制,通过调整LNA谐振负载的中心、混频器开关的RON和正交第2 LO的占空比来提高电路性能。该设计由LNA、RF混频器、级间gm-cell、中频正交混频器、TIAs和LO链组成。该接收机在消耗19.5mW功率的同时实现了3.5dB的低噪声系数。测量的增益和输入P1dB分别为37.5dB和-31dBm。接收器占用0.09mm2的有效面积。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 28GHz Sliding-IF Receiver in 22nm FDSOI
A fully-integrated 28GHz sliding-IF receiver for 5G applications is presented. Implemented in 22nm FDSOI, the receiver utilizes the back-gate voltage control that is available in FDSOI to improve circuit performances by adjusting the centering of the LNA resonance load, the RON of mixer switches, and the duty-cycle of the quadrature 2nd LO. The design consists of LNA, RF mixer, inter-stage gm-cell, IF quadrature mixer, TIAs, and LO chain. This receiver achieves a low noise figure of 3.5dB while consuming 19.5mW of power. The measured gain and input P1dB are 37.5dB and -31dBm, respectively. The receiver occupies an active area of 0.09mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 78 fs RMS Jitter Injection-Locked Clock Multiplier Using Transformer-Based Ultra-Low-Power VCO An Integrated Programmable High-Voltage Bipolar Pulser With Embedded Transmit/Receive Switch for Miniature Ultrasound Probes Machine Learning Based Prior-Knowledge-Free Calibration for Split Pipelined-SAR ADCs with Open-Loop Amplifiers Achieving 93.7-dB SFDR An 18 dBm 155-180 GHz SiGe Power Amplifier Using a 4-Way T-Junction Combining Network A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression in Standard 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1