一种数据流图像压缩处理器

E. Kowashi, T. Uchimura, K. Neki, H. Hasegawa
{"title":"一种数据流图像压缩处理器","authors":"E. Kowashi, T. Uchimura, K. Neki, H. Hasegawa","doi":"10.1109/VLSIC.1989.1037518","DOIUrl":null,"url":null,"abstract":"This paper presents a binary image data compression and expansion processor that can compress 500 kbytes of image data into 35 kbyles of code data in 0.41 seconds. The pmessor equips with dala flow hardwax and CPU on the one chip. Topics described include the algorithms, anhifp.ture. and perfnmance. Visua-interface belween man and machine is of peat concern today. A large amount of imagc data has to he handled efficiently to imprwe this interface. For cxamplc, when an A4-sirc page of image is scanned at density of 200 pixelginch. the resultant image dam amouns to 500 kbyles. It takes so long as 7 minutes to !\"fer this by 9,600 bps MODEM. If requires one diskette to store this on a 2DD 3.5 inch floppy. In order to improve the efficiency, several coding schemes of compressing binary image data were recommended by the CCI'IT' 2. By applying one of the recommended methods, one page of image data can be compressed into 1/14. 35 kbytes of code data (Figure 1). Then one page of image can be transferred within 30 seconds. Thirteen pages of image can be stored on a floppy diskette. But another problem here is that it takes about 15 seconds for a multi-purpose processor to compress one page of image dab.","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A data flow image compression processor\",\"authors\":\"E. Kowashi, T. Uchimura, K. Neki, H. Hasegawa\",\"doi\":\"10.1109/VLSIC.1989.1037518\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a binary image data compression and expansion processor that can compress 500 kbytes of image data into 35 kbyles of code data in 0.41 seconds. The pmessor equips with dala flow hardwax and CPU on the one chip. Topics described include the algorithms, anhifp.ture. and perfnmance. Visua-interface belween man and machine is of peat concern today. A large amount of imagc data has to he handled efficiently to imprwe this interface. For cxamplc, when an A4-sirc page of image is scanned at density of 200 pixelginch. the resultant image dam amouns to 500 kbyles. It takes so long as 7 minutes to !\\\"fer this by 9,600 bps MODEM. If requires one diskette to store this on a 2DD 3.5 inch floppy. In order to improve the efficiency, several coding schemes of compressing binary image data were recommended by the CCI'IT' 2. By applying one of the recommended methods, one page of image data can be compressed into 1/14. 35 kbytes of code data (Figure 1). Then one page of image can be transferred within 30 seconds. Thirteen pages of image can be stored on a floppy diskette. But another problem here is that it takes about 15 seconds for a multi-purpose processor to compress one page of image dab.\",\"PeriodicalId\":136228,\"journal\":{\"name\":\"Symposium 1989 on VLSI Circuits\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Symposium 1989 on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1989.1037518\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037518","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文介绍了一种二进制图像数据压缩扩展处理器,可以在0.41秒内将500kb的图像数据压缩为35kb的代码数据。该传感器在一个芯片上配备了数据流硬件和CPU。所描述的主题包括算法,非hihipture。和perfnmance。人机界面是当今社会关注的热点问题。为了改进这个界面,需要对大量的图像数据进行有效的处理。例如,当以200像素的密度扫描A4-sirc页图像时。由此形成的图像坝高达500千米。通过9600 bps的MODEM发送此消息需要7分钟。它需要一个软盘来将其存储在2DD 3.5英寸软盘上。为了提高压缩效率,CCI' it ' 2推荐了几种压缩二值图像数据的编码方案。通过应用其中一种推荐的方法,可以将一页图像数据压缩到1/14。35 kb的代码数据(图1),那么30秒内可以传输一页图像。一张软盘可以存储13页图像。但这里的另一个问题是,多用途处理器压缩一页图像需要大约15秒。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A data flow image compression processor
This paper presents a binary image data compression and expansion processor that can compress 500 kbytes of image data into 35 kbyles of code data in 0.41 seconds. The pmessor equips with dala flow hardwax and CPU on the one chip. Topics described include the algorithms, anhifp.ture. and perfnmance. Visua-interface belween man and machine is of peat concern today. A large amount of imagc data has to he handled efficiently to imprwe this interface. For cxamplc, when an A4-sirc page of image is scanned at density of 200 pixelginch. the resultant image dam amouns to 500 kbyles. It takes so long as 7 minutes to !"fer this by 9,600 bps MODEM. If requires one diskette to store this on a 2DD 3.5 inch floppy. In order to improve the efficiency, several coding schemes of compressing binary image data were recommended by the CCI'IT' 2. By applying one of the recommended methods, one page of image data can be compressed into 1/14. 35 kbytes of code data (Figure 1). Then one page of image can be transferred within 30 seconds. Thirteen pages of image can be stored on a floppy diskette. But another problem here is that it takes about 15 seconds for a multi-purpose processor to compress one page of image dab.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A circuit design for 2 Gbit/s Si brpolar crosspoint switch LSIs Mappable memory subsystem for high speed applications A 36μa 4MB PSRAM with quadruple array operation High reliability CMOS SRAM with built-in soft defect detection "A 1.6ns 64kb ECL RAM with 1K gate logic"
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1