应用新型无喷嘴喷涂技术在复杂几何形状的先进光敏聚酰亚胺上制备扇形PLP平面化均匀层

S. Erickson, Sanjay Malik
{"title":"应用新型无喷嘴喷涂技术在复杂几何形状的先进光敏聚酰亚胺上制备扇形PLP平面化均匀层","authors":"S. Erickson, Sanjay Malik","doi":"10.23919/IWLPC52010.2020.9375853","DOIUrl":null,"url":null,"abstract":"With growing demand for advanced computing systems and as personal handheld devices become more powerful, frontend manufacturers are required to reduce the physical footprint of and at the same time integrate more functionality into their chips. More I/O channels are packed into smaller areas than ever before in modern packages. The competing demands of increasing throughput and reducing costs makes the interconnection of these packages increasingly challenging. New methods to produce these high-density interconnections are required to meet these challenges. Chips are placed and connected both horizontally and vertically in 2.5D and 3D packaging. This created inherent topographical challenges for producing the interconnections. The industry's drive for cost reduction is building momentum toward more efficient and cost effective methods for creating the multi -layer high density interconnects. There are inherent topographical challenges associated with the growth of 2.5D and 3D packaging where chips are placed and interconnected horizontally and vertically. One critical area of interest is the formation of the passivation layer that enables connections between layers. Polyimides must be applied in a uniform layer to ensure that the inter-layer connections can properly be formed. Effectiveness of different film deposition methods is measured in terms of formation of uniform and void- free films to ensure intended mechanical and electrical integrity of the material is not compromised. Film deposition method can potentially influence not only film density but also polymer chain configuration that control key properties directly linked to the reliability of the material. While polarity of functional groups dictates moisture uptake, polymer chain configuration can control moisture permeability through the deposited film and its ability to act as corrosion barrier. We have previously reported creation of high -density vias printed in a dielectric film deposited by a revolutionary technique in the form of a novel nozzle-less ultrasonic spray technology. [1] This paper presents impact of such unique deposition method on key film properties like density and moisture permeability along with supporting reliability data under high temperature storage (HTS) and unbiased-HAST conditions. Other key performance parameters like filling and planarization over complex topography of an advanced dielectric material will be compared and analyzed for this approach against other liquid film deposition techniques.","PeriodicalId":192698,"journal":{"name":"2020 International Wafer Level Packaging Conference (IWLPC)","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Producing Planarized Uniform Layer in Advanced Photosensitive Polyimide Over Complex Geometry for Fan Out PLP Applied with a Novel Nozzle-Less Spray Coating Technology\",\"authors\":\"S. Erickson, Sanjay Malik\",\"doi\":\"10.23919/IWLPC52010.2020.9375853\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"With growing demand for advanced computing systems and as personal handheld devices become more powerful, frontend manufacturers are required to reduce the physical footprint of and at the same time integrate more functionality into their chips. More I/O channels are packed into smaller areas than ever before in modern packages. The competing demands of increasing throughput and reducing costs makes the interconnection of these packages increasingly challenging. New methods to produce these high-density interconnections are required to meet these challenges. Chips are placed and connected both horizontally and vertically in 2.5D and 3D packaging. This created inherent topographical challenges for producing the interconnections. The industry's drive for cost reduction is building momentum toward more efficient and cost effective methods for creating the multi -layer high density interconnects. There are inherent topographical challenges associated with the growth of 2.5D and 3D packaging where chips are placed and interconnected horizontally and vertically. One critical area of interest is the formation of the passivation layer that enables connections between layers. Polyimides must be applied in a uniform layer to ensure that the inter-layer connections can properly be formed. Effectiveness of different film deposition methods is measured in terms of formation of uniform and void- free films to ensure intended mechanical and electrical integrity of the material is not compromised. Film deposition method can potentially influence not only film density but also polymer chain configuration that control key properties directly linked to the reliability of the material. While polarity of functional groups dictates moisture uptake, polymer chain configuration can control moisture permeability through the deposited film and its ability to act as corrosion barrier. We have previously reported creation of high -density vias printed in a dielectric film deposited by a revolutionary technique in the form of a novel nozzle-less ultrasonic spray technology. [1] This paper presents impact of such unique deposition method on key film properties like density and moisture permeability along with supporting reliability data under high temperature storage (HTS) and unbiased-HAST conditions. Other key performance parameters like filling and planarization over complex topography of an advanced dielectric material will be compared and analyzed for this approach against other liquid film deposition techniques.\",\"PeriodicalId\":192698,\"journal\":{\"name\":\"2020 International Wafer Level Packaging Conference (IWLPC)\",\"volume\":\"56 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-10-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 International Wafer Level Packaging Conference (IWLPC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/IWLPC52010.2020.9375853\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 International Wafer Level Packaging Conference (IWLPC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/IWLPC52010.2020.9375853","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

随着对先进计算系统的需求不断增长,以及个人手持设备变得越来越强大,前端制造商需要减少芯片的物理足迹,同时将更多的功能集成到芯片中。在现代封装中,更多的I/O通道被打包到比以前更小的区域中。提高吞吐量和降低成本的竞争要求使得这些封装的互连越来越具有挑战性。为了应对这些挑战,需要制造高密度互连的新方法。芯片在2.5D和3D封装中水平和垂直放置和连接。这给产生互连带来了固有的地形挑战。业界对降低成本的追求,正在推动采用更高效、更具成本效益的方法来创建多层高密度互连。在2.5D和3D封装的发展过程中,存在固有的地形挑战,其中芯片是水平和垂直放置和连接的。我们感兴趣的一个关键领域是钝化层的形成,钝化层可以实现层与层之间的连接。聚酰亚胺必须涂在均匀的层中,以确保层间连接能够正确形成。不同的薄膜沉积方法的有效性是根据形成均匀和无空隙的薄膜来衡量的,以确保材料的预期机械和电气完整性不会受到损害。薄膜沉积方法不仅可以潜在地影响薄膜密度,还可以影响聚合物链结构,这些结构控制着与材料可靠性直接相关的关键性能。虽然官能团的极性决定了吸湿性,但聚合物链的结构可以控制沉积膜的透湿性及其作为腐蚀屏障的能力。我们以前曾报道过一种新型无喷嘴超声喷涂技术,通过一种革命性的技术在介质膜上印刷高密度过孔。[1]本文介绍了这种独特的沉积方法对薄膜密度和透湿性等关键性能的影响,以及在高温储存(HTS)和无偏置- hast条件下的可靠性数据。其他关键性能参数,如填充和平面化在复杂的地形先进的介电材料将比较和分析这种方法与其他液膜沉积技术。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Producing Planarized Uniform Layer in Advanced Photosensitive Polyimide Over Complex Geometry for Fan Out PLP Applied with a Novel Nozzle-Less Spray Coating Technology
With growing demand for advanced computing systems and as personal handheld devices become more powerful, frontend manufacturers are required to reduce the physical footprint of and at the same time integrate more functionality into their chips. More I/O channels are packed into smaller areas than ever before in modern packages. The competing demands of increasing throughput and reducing costs makes the interconnection of these packages increasingly challenging. New methods to produce these high-density interconnections are required to meet these challenges. Chips are placed and connected both horizontally and vertically in 2.5D and 3D packaging. This created inherent topographical challenges for producing the interconnections. The industry's drive for cost reduction is building momentum toward more efficient and cost effective methods for creating the multi -layer high density interconnects. There are inherent topographical challenges associated with the growth of 2.5D and 3D packaging where chips are placed and interconnected horizontally and vertically. One critical area of interest is the formation of the passivation layer that enables connections between layers. Polyimides must be applied in a uniform layer to ensure that the inter-layer connections can properly be formed. Effectiveness of different film deposition methods is measured in terms of formation of uniform and void- free films to ensure intended mechanical and electrical integrity of the material is not compromised. Film deposition method can potentially influence not only film density but also polymer chain configuration that control key properties directly linked to the reliability of the material. While polarity of functional groups dictates moisture uptake, polymer chain configuration can control moisture permeability through the deposited film and its ability to act as corrosion barrier. We have previously reported creation of high -density vias printed in a dielectric film deposited by a revolutionary technique in the form of a novel nozzle-less ultrasonic spray technology. [1] This paper presents impact of such unique deposition method on key film properties like density and moisture permeability along with supporting reliability data under high temperature storage (HTS) and unbiased-HAST conditions. Other key performance parameters like filling and planarization over complex topography of an advanced dielectric material will be compared and analyzed for this approach against other liquid film deposition techniques.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
New X-Ray Tubes for Wafer Level Inspection Optimizing X-Ray Inspection for Advanaced Packaging Applications Design Process & Methodology for Achieving High-Volume Production Quality for FOWLP Packaging Handling of Different FOPLP Layouts on Large Area Thermal Chucks A Study About Facile Interconnect Formations Involving SB2-JET Solder Ball Stacking and Colonnade Patterning in Hybrid Package Architectures
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1