理想的乘数编译器

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI:10.1109/ASIC.1990.186204

M.V. Bapst

{"title":"理想的乘数编译器","authors":"M.V. Bapst","doi":"10.1109/ASIC.1990.186204","DOIUrl":null,"url":null,"abstract":"The ideal multiplier compiler is defined as one which produces a product that achieves high performance and high density and is also portable to different technologies. In addition, such a compiler should support multiple data formats and extend to any data size. It should be reconfigurable and evolvable, and it should incorporate automatic test vector generation (ATVG). The multiplier presented meets all of these requirements.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"148 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The ideal multiplier compiler\",\"authors\":\"M.V. Bapst\",\"doi\":\"10.1109/ASIC.1990.186204\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The ideal multiplier compiler is defined as one which produces a product that achieves high performance and high density and is also portable to different technologies. In addition, such a compiler should support multiple data formats and extend to any data size. It should be reconfigurable and evolvable, and it should incorporate automatic test vector generation (ATVG). The multiplier presented meets all of these requirements.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"148 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186204\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186204","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

理想的乘法器编译器的定义是，它产生的产品既能实现高性能和高密度，又能移植到不同的技术上。此外，这样的编译器应该支持多种数据格式并扩展到任何数据大小。它应该是可重构和进化的，并且应该包含自动测试向量生成(ATVG)。所提出的乘数满足所有这些要求。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

The ideal multiplier compiler

The ideal multiplier compiler is defined as one which produces a product that achieves high performance and high density and is also portable to different technologies. In addition, such a compiler should support multiple data formats and extend to any data size. It should be reconfigurable and evolvable, and it should incorporate automatic test vector generation (ATVG). The multiplier presented meets all of these requirements.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit

自引率

0.00%

发文量

期刊最新文献

A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)