M. Assous, J. Simon, L. Broussous, C. Bourlot, M. Fayolle, O. Louveau, A. Roman, E. Tabouret, H. Feldis, D. Louis, J. Torres
{"title":"65纳米节点多孔介质双大马士革模式问题:架构能带来解决方案吗?","authors":"M. Assous, J. Simon, L. Broussous, C. Bourlot, M. Fayolle, O. Louveau, A. Roman, E. Tabouret, H. Feldis, D. Louis, J. Torres","doi":"10.1109/IITC.2003.1219723","DOIUrl":null,"url":null,"abstract":"A dual hard mask, dual damascene architecture was developed to circumvent integration problems brought by porous ULK dielectric use. It was demonstrated that a via first strategy with adequately defined hard masks can improve patterning conditions.","PeriodicalId":212619,"journal":{"name":"Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)","volume":"50 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Porous dielectric dual damascene patterning issues for 65 nm node: can architecture bring a solution?\",\"authors\":\"M. Assous, J. Simon, L. Broussous, C. Bourlot, M. Fayolle, O. Louveau, A. Roman, E. Tabouret, H. Feldis, D. Louis, J. Torres\",\"doi\":\"10.1109/IITC.2003.1219723\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A dual hard mask, dual damascene architecture was developed to circumvent integration problems brought by porous ULK dielectric use. It was demonstrated that a via first strategy with adequately defined hard masks can improve patterning conditions.\",\"PeriodicalId\":212619,\"journal\":{\"name\":\"Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)\",\"volume\":\"50 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2003.1219723\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2003.1219723","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Porous dielectric dual damascene patterning issues for 65 nm node: can architecture bring a solution?
A dual hard mask, dual damascene architecture was developed to circumvent integration problems brought by porous ULK dielectric use. It was demonstrated that a via first strategy with adequately defined hard masks can improve patterning conditions.