采用InP HBT技术的12位10GSps超高速DAC

Qi-Cheng Ye, Youtao Zhang, Xiaopeng Li, Yi Zhang
{"title":"采用InP HBT技术的12位10GSps超高速DAC","authors":"Qi-Cheng Ye, Youtao Zhang, Xiaopeng Li, Yi Zhang","doi":"10.1109/ICAM.2017.8242128","DOIUrl":null,"url":null,"abstract":"In this paper a 12bit 10GSps current-steering digital-to-analog converter (DAC) in 280GHz fT 0.7um InP HBT technology is presented. The DAC core works in a double-sampling way, which reduces the maximum clock frequency by half. The double-sampling switch is separated to reduce the inter-symbol-interference. An improved current steer switch architecture is adopted to enhance high frequency dynamic performance. According to the simulation results, the chip achieved a DNL/INL of 0.7/0.8 LSB respectively. The SFDR at low frequency is above 71dBc, and the lowest SFDR up to Nyquist frequency is above 46.96dBc.","PeriodicalId":117801,"journal":{"name":"2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 12-bit 10GSps ultra high speed DAC in InP HBT technology\",\"authors\":\"Qi-Cheng Ye, Youtao Zhang, Xiaopeng Li, Yi Zhang\",\"doi\":\"10.1109/ICAM.2017.8242128\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a 12bit 10GSps current-steering digital-to-analog converter (DAC) in 280GHz fT 0.7um InP HBT technology is presented. The DAC core works in a double-sampling way, which reduces the maximum clock frequency by half. The double-sampling switch is separated to reduce the inter-symbol-interference. An improved current steer switch architecture is adopted to enhance high frequency dynamic performance. According to the simulation results, the chip achieved a DNL/INL of 0.7/0.8 LSB respectively. The SFDR at low frequency is above 71dBc, and the lowest SFDR up to Nyquist frequency is above 46.96dBc.\",\"PeriodicalId\":117801,\"journal\":{\"name\":\"2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICAM.2017.8242128\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICAM.2017.8242128","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文介绍了一种采用280GHz fT 0.7um InP HBT技术的12bit 10GSps电流转向数模转换器(DAC)。DAC核心以双采样方式工作,从而将最大时钟频率降低一半。双采样开关被分离,以减少符号间的干扰。采用改进的电流转向开关结构,提高了高频动态性能。仿真结果表明,该芯片的DNL/INL分别为0.7/0.8 LSB。低频时的SFDR在71dBc以上,奈奎斯特频率以下的最低SFDR在46.96dBc以上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 12-bit 10GSps ultra high speed DAC in InP HBT technology
In this paper a 12bit 10GSps current-steering digital-to-analog converter (DAC) in 280GHz fT 0.7um InP HBT technology is presented. The DAC core works in a double-sampling way, which reduces the maximum clock frequency by half. The double-sampling switch is separated to reduce the inter-symbol-interference. An improved current steer switch architecture is adopted to enhance high frequency dynamic performance. According to the simulation results, the chip achieved a DNL/INL of 0.7/0.8 LSB respectively. The SFDR at low frequency is above 71dBc, and the lowest SFDR up to Nyquist frequency is above 46.96dBc.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An innovation tool-chain for synthesis and implementation of Xilinx FPGA devices Low offset current sensing circuit based on switched-capacitor A novel high performance SIMD 54-bit multiply array A new optical voltage sensor for linear measurement Temperature distribution and facet coating degradation analysis of 808 nm GaAs-based high-power laser diode bars
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1