电网无线通信SoC直接存储器访问控制器的设计

Yingying Chi, Zhe Zheng
{"title":"电网无线通信SoC直接存储器访问控制器的设计","authors":"Yingying Chi, Zhe Zheng","doi":"10.1109/CIRSYSSIM.2018.8525958","DOIUrl":null,"url":null,"abstract":"This paper presents a complete Register Transfer Level (RTL) design of Direct Memory Access (DMA) controller which is compliable with the Advanced Highperformance Bus (AHB). The DMA is integrated in Cortex-M3-based system-on-chip (SoC) designed for power-grid-dedicated wireless communication system based on IEEE 802.11ah protocol. The hardware implementation and prototype verification indicate that by allowing hardware devices working at different frequencies to communicate with each other without relying on the heavy outage load of CPU, the proposed DMA controller realizes the good convergence with the whole system and improves the overall performance with low power consumption.","PeriodicalId":127121,"journal":{"name":"2018 IEEE 2nd International Conference on Circuits, System and Simulation (ICCSS)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Design of Direct Memory Access Controller for Wireless Communication SoC in Power Grid\",\"authors\":\"Yingying Chi, Zhe Zheng\",\"doi\":\"10.1109/CIRSYSSIM.2018.8525958\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a complete Register Transfer Level (RTL) design of Direct Memory Access (DMA) controller which is compliable with the Advanced Highperformance Bus (AHB). The DMA is integrated in Cortex-M3-based system-on-chip (SoC) designed for power-grid-dedicated wireless communication system based on IEEE 802.11ah protocol. The hardware implementation and prototype verification indicate that by allowing hardware devices working at different frequencies to communicate with each other without relying on the heavy outage load of CPU, the proposed DMA controller realizes the good convergence with the whole system and improves the overall performance with low power consumption.\",\"PeriodicalId\":127121,\"journal\":{\"name\":\"2018 IEEE 2nd International Conference on Circuits, System and Simulation (ICCSS)\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE 2nd International Conference on Circuits, System and Simulation (ICCSS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CIRSYSSIM.2018.8525958\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 2nd International Conference on Circuits, System and Simulation (ICCSS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CIRSYSSIM.2018.8525958","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种兼容高级高性能总线(AHB)的直接存储器访问(DMA)控制器的完整的寄存器传输电平(RTL)设计。DMA集成在基于cortex - m3的片上系统(SoC)中,专为基于IEEE 802.11ah协议的电网专用无线通信系统而设计。硬件实现和原型验证表明,通过允许工作在不同频率的硬件设备相互通信,而不依赖于CPU的沉重停机负载,所提出的DMA控制器实现了与整个系统的良好收敛,在低功耗的情况下提高了整体性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Design of Direct Memory Access Controller for Wireless Communication SoC in Power Grid
This paper presents a complete Register Transfer Level (RTL) design of Direct Memory Access (DMA) controller which is compliable with the Advanced Highperformance Bus (AHB). The DMA is integrated in Cortex-M3-based system-on-chip (SoC) designed for power-grid-dedicated wireless communication system based on IEEE 802.11ah protocol. The hardware implementation and prototype verification indicate that by allowing hardware devices working at different frequencies to communicate with each other without relying on the heavy outage load of CPU, the proposed DMA controller realizes the good convergence with the whole system and improves the overall performance with low power consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Research on Neutral Point Potential Balance of Three-Level Inverter Ticket Market Design Based on Permissionless Blockchain An Improved Algorithm for Tracking Mulitiple Extended Targets Based on Measurement Set Partitioning A 1mW 20MHz Bandwidth 9.51-ENOB Dynamic-Amplifier-Based Noise-Shaping SAR ADC Compact RF MEMS Antenna with Silicon Substrate
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1