一个高度集成的多端口存储器的流水线，分时访问技术

Digest of Technical Papers., 1990 Symposium on VLSI Circuits Pub Date : 1990-06-07 DOI:10.1109/VLSIC.1990.111118

T. Matsumura, K. Endo, J. Yamada

{"title":"一个高度集成的多端口存储器的流水线，分时访问技术","authors":"T. Matsumura, K. Endo, J. Yamada","doi":"10.1109/VLSIC.1990.111118","DOIUrl":null,"url":null,"abstract":"A pipelined, time-sharing access (PTA) technique that enables a two-port memory cell to operate as a four-port memory cell is proposed. The effectiveness of this technique has been demonstrated by fabricating a 64-kb four-port (read/write) memory with 60-MHz operation under a 3-V supply voltage","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Pipelined, time-sharing access technique for a highly integrated multi-port memory\",\"authors\":\"T. Matsumura, K. Endo, J. Yamada\",\"doi\":\"10.1109/VLSIC.1990.111118\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A pipelined, time-sharing access (PTA) technique that enables a two-port memory cell to operate as a four-port memory cell is proposed. The effectiveness of this technique has been demonstrated by fabricating a 64-kb four-port (read/write) memory with 60-MHz operation under a 3-V supply voltage\",\"PeriodicalId\":239990,\"journal\":{\"name\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1990.111118\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1990.111118","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种流水线式分时存取(PTA)技术，使双端口存储单元可以像四端口存储单元一样工作。该技术的有效性已通过在3v电源电压下制造具有60mhz操作的64kb四端口(读/写)存储器来证明

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Pipelined, time-sharing access technique for a highly integrated multi-port memory

A pipelined, time-sharing access (PTA) technique that enables a two-port memory cell to operate as a four-port memory cell is proposed. The effectiveness of this technique has been demonstrated by fabricating a 64-kb four-port (read/write) memory with 60-MHz operation under a 3-V supply voltage

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Digest of Technical Papers., 1990 Symposium on VLSI Circuits

自引率

0.00%

发文量