使用重定时技术的递归实时边缘检测器的实现

Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair Pub Date : 1995-08-29 DOI:10.1109/ASPDAC.1995.486407

L. Torres, M. Robert, E. Bourennane, M. Paindavoine

{"title":"使用重定时技术的递归实时边缘检测器的实现","authors":"L. Torres, M. Robert, E. Bourennane, M. Paindavoine","doi":"10.1109/ASPDAC.1995.486407","DOIUrl":null,"url":null,"abstract":"We present the design of a real time image processing circuit based on an optimized Canny Deriche filter for ramp edge detection. This filter is implemented in a recursive form. A retiming method is used to achieve very high speed filtering. The edge calculation function has been implemented using a CMOS 1 /spl mu/m process (area 29 mm/sup 2/). This ASIC is able to process a pixel in less than 30 ns and image sizes from 64/spl times/64 to 1024/spl times/1024 pixels.","PeriodicalId":119232,"journal":{"name":"Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-08-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"39","resultStr":"{\"title\":\"Implementation of a recursive real time edge detector using retiming techniques\",\"authors\":\"L. Torres, M. Robert, E. Bourennane, M. Paindavoine\",\"doi\":\"10.1109/ASPDAC.1995.486407\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present the design of a real time image processing circuit based on an optimized Canny Deriche filter for ramp edge detection. This filter is implemented in a recursive form. A retiming method is used to achieve very high speed filtering. The edge calculation function has been implemented using a CMOS 1 /spl mu/m process (area 29 mm/sup 2/). This ASIC is able to process a pixel in less than 30 ns and image sizes from 64/spl times/64 to 1024/spl times/1024 pixels.\",\"PeriodicalId\":119232,\"journal\":{\"name\":\"Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair\",\"volume\":\"38 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-08-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"39\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASPDAC.1995.486407\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASPDAC.1995.486407","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 39

摘要

我们设计了一种基于优化Canny Deriche滤波器的实时图像处理电路，用于斜坡边缘检测。此过滤器以递归形式实现。采用重定时方法实现高速滤波。边缘计算功能已使用CMOS 1 /spl mu/m工艺(面积29 mm/sup 2/)实现。该ASIC能够在不到30 ns的时间内处理一个像素，图像大小从64/spl倍/64到1024/spl倍/1024像素。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Implementation of a recursive real time edge detector using retiming techniques

We present the design of a real time image processing circuit based on an optimized Canny Deriche filter for ramp edge detection. This filter is implemented in a recursive form. A retiming method is used to achieve very high speed filtering. The edge calculation function has been implemented using a CMOS 1 /spl mu/m process (area 29 mm/sup 2/). This ASIC is able to process a pixel in less than 30 ns and image sizes from 64/spl times/64 to 1024/spl times/1024 pixels.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair

自引率

0.00%

发文量

期刊最新文献

Extending pitchmatching algorithms to layouts with multiple grid constraints Routing space estimation and safe assignment for macro cell placement Formal verification of pipelined and superscalar processors Test pattern embedding in sequential circuits through cellular automata Automatic verification of memory systems which service their requests out of order