工艺诱发的机械应力对静电放电性能的影响

K. Kubota, K. Okuyama, H. Miura, Y. Kawashima, H. Ishizuka, C. Hashimoto
{"title":"工艺诱发的机械应力对静电放电性能的影响","authors":"K. Kubota, K. Okuyama, H. Miura, Y. Kawashima, H. Ishizuka, C. Hashimoto","doi":"10.1109/VLSIT.1995.520871","DOIUrl":null,"url":null,"abstract":"We studied the generation of dislocations during an ESD event by electrothermal and mechanical stress simulations based on analysis of critical mechanical stress for defect formation. We found the local thermal stress by ESD generates dislocations cooperatively with the residual mechanical stress in the Si substrate due to field oxidation. This means that process-induced mechanical stress is another key factor for controlling ESD performance, which will be important especially in low-power applications with severe leak requirements.","PeriodicalId":328379,"journal":{"name":"1995 Symposium on VLSI Technology. Digest of Technical Papers","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Effects of process-induced mechanical stress on ESD performance\",\"authors\":\"K. Kubota, K. Okuyama, H. Miura, Y. Kawashima, H. Ishizuka, C. Hashimoto\",\"doi\":\"10.1109/VLSIT.1995.520871\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We studied the generation of dislocations during an ESD event by electrothermal and mechanical stress simulations based on analysis of critical mechanical stress for defect formation. We found the local thermal stress by ESD generates dislocations cooperatively with the residual mechanical stress in the Si substrate due to field oxidation. This means that process-induced mechanical stress is another key factor for controlling ESD performance, which will be important especially in low-power applications with severe leak requirements.\",\"PeriodicalId\":328379,\"journal\":{\"name\":\"1995 Symposium on VLSI Technology. Digest of Technical Papers\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-06-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1995 Symposium on VLSI Technology. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1995.520871\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 Symposium on VLSI Technology. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1995.520871","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

我们在分析缺陷形成的临界机械应力的基础上,通过电热和机械应力模拟研究了静电放电过程中位错的产生。我们发现静电放电引起的局部热应力与硅衬底中由于场氧化而产生的残余机械应力协同产生位错。这意味着过程引起的机械应力是控制ESD性能的另一个关键因素,特别是在具有严格泄漏要求的低功耗应用中,这一点非常重要。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Effects of process-induced mechanical stress on ESD performance
We studied the generation of dislocations during an ESD event by electrothermal and mechanical stress simulations based on analysis of critical mechanical stress for defect formation. We found the local thermal stress by ESD generates dislocations cooperatively with the residual mechanical stress in the Si substrate due to field oxidation. This means that process-induced mechanical stress is another key factor for controlling ESD performance, which will be important especially in low-power applications with severe leak requirements.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Semiconductor CIM system, innovation toward the year 2000 CVD SiN/sub X/ anti-reflective coating for sub-0.5 /spl mu/m lithography Advantage of small geometry silicon MOSFETs for high-frequency analog applications under low power supply voltage of 0.5 V The influence of oxygen at epitaxial Si/Si substrate interface for 0.1 /spl mu/m epitaxial Si channel N-MOSFETs grown by UHV-CVD High-current, small parasitic capacitance MOS FET on a poly-Si interlayered (PSI: /spl Psi/) SOI wafer
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1