采用DPSS连续波激光横向结晶法,在550/spl℃的非碱玻璃基板上制备了自对准上下金属双栅低温多晶硅TFT

A. Hara, M. Takei, K. Yoshino, F. Takeuchi, M. Chida, N. Sasaki
{"title":"采用DPSS连续波激光横向结晶法,在550/spl℃的非碱玻璃基板上制备了自对准上下金属双栅低温多晶硅TFT","authors":"A. Hara, M. Takei, K. Yoshino, F. Takeuchi, M. Chida, N. Sasaki","doi":"10.1109/IEDM.2003.1269246","DOIUrl":null,"url":null,"abstract":"Self-aligned top and bottom metal double gate (SAMDG) low-temperature polycrystalline silicon (poly-Si) thin film transistors (TFTs) were fabricated at 550/spl deg/C using the diode pumped solid state (DPSS) CW laser lateral crystallization (CLC) method, on non-alkali glass. The current drivability of these TFTs is eight or nine times as large as that of conventional excimer laser crystallized (ELC) poly-Si TFTs. It was confirmed that the extreme high performance of SAMDG CLC poly-Si TFT was maintained for gate length of 2.0 /spl mu/m.","PeriodicalId":344286,"journal":{"name":"IEEE International Electron Devices Meeting 2003","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"Self-aligned top and bottom metal double gate low temperature poly-Si TFT fabricated at 550/spl deg/C on non-alkali glass substrate by using DPSS CW laser lateral crystallization method\",\"authors\":\"A. Hara, M. Takei, K. Yoshino, F. Takeuchi, M. Chida, N. Sasaki\",\"doi\":\"10.1109/IEDM.2003.1269246\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Self-aligned top and bottom metal double gate (SAMDG) low-temperature polycrystalline silicon (poly-Si) thin film transistors (TFTs) were fabricated at 550/spl deg/C using the diode pumped solid state (DPSS) CW laser lateral crystallization (CLC) method, on non-alkali glass. The current drivability of these TFTs is eight or nine times as large as that of conventional excimer laser crystallized (ELC) poly-Si TFTs. It was confirmed that the extreme high performance of SAMDG CLC poly-Si TFT was maintained for gate length of 2.0 /spl mu/m.\",\"PeriodicalId\":344286,\"journal\":{\"name\":\"IEEE International Electron Devices Meeting 2003\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-12-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE International Electron Devices Meeting 2003\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2003.1269246\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Electron Devices Meeting 2003","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2003.1269246","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

摘要

采用二极管泵浦固体连续波激光横向结晶(CLC)方法,在550/spl℃的温度下,在非碱玻璃上制备了自校准上下金属双栅(SAMDG)低温多晶硅(poly-Si)薄膜晶体管。这些晶体管的可驱动性是传统准分子激光结晶(ELC)多晶硅晶体管的八到九倍。结果表明,当栅极长度为2.0 /spl mu/m时,SAMDG CLC多晶硅TFT保持了极高的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Self-aligned top and bottom metal double gate low temperature poly-Si TFT fabricated at 550/spl deg/C on non-alkali glass substrate by using DPSS CW laser lateral crystallization method
Self-aligned top and bottom metal double gate (SAMDG) low-temperature polycrystalline silicon (poly-Si) thin film transistors (TFTs) were fabricated at 550/spl deg/C using the diode pumped solid state (DPSS) CW laser lateral crystallization (CLC) method, on non-alkali glass. The current drivability of these TFTs is eight or nine times as large as that of conventional excimer laser crystallized (ELC) poly-Si TFTs. It was confirmed that the extreme high performance of SAMDG CLC poly-Si TFT was maintained for gate length of 2.0 /spl mu/m.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical simulations to inspect and predict data retention and program disturbs in flash memories Fin-channel-array transistor (FCAT) featuring sub-70nm low power and high performance DRAM The integration of proton bombardment process into the manufacturing of mixed-signal/RF chips A highly manufacturable low power and high speed HfSiO CMOS FET with dual poly-Si gate electrodes An 8F/sup 2/ MRAM technology using modified metal lines
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1