铜与低k介电体的集成0.13 /spl mu/m技术

J. Gambino, A. Stamper, T. McDevitt, V. McGahay, S. Luce, T. Pricer, B. Porth, C. Senowitz, R. Kontra, M. Gibson, H. Wildman, A. Piper, C. Benson, T. Standaert, P. Biolsi, E. Cooney
{"title":"铜与低k介电体的集成0.13 /spl mu/m技术","authors":"J. Gambino, A. Stamper, T. McDevitt, V. McGahay, S. Luce, T. Pricer, B. Porth, C. Senowitz, R. Kontra, M. Gibson, H. Wildman, A. Piper, C. Benson, T. Standaert, P. Biolsi, E. Cooney","doi":"10.1109/IPFA.2002.1025628","DOIUrl":null,"url":null,"abstract":"The integration of Cu with low-k dielectrics poses a number of challenges. In this paper, we describe yield issues associated with integration of three different low-k dielectrics; FSG (fluorosilicate glass), OSG (organosilicate glass), and polymers. Process issues that are discussed include patterning of the dielectrics, cleaning of the Cu surface, and Cu polishing.","PeriodicalId":328714,"journal":{"name":"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-11-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Integration of copper with low-k dielectrics for 0.13 /spl mu/m technology\",\"authors\":\"J. Gambino, A. Stamper, T. McDevitt, V. McGahay, S. Luce, T. Pricer, B. Porth, C. Senowitz, R. Kontra, M. Gibson, H. Wildman, A. Piper, C. Benson, T. Standaert, P. Biolsi, E. Cooney\",\"doi\":\"10.1109/IPFA.2002.1025628\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The integration of Cu with low-k dielectrics poses a number of challenges. In this paper, we describe yield issues associated with integration of three different low-k dielectrics; FSG (fluorosilicate glass), OSG (organosilicate glass), and polymers. Process issues that are discussed include patterning of the dielectrics, cleaning of the Cu surface, and Cu polishing.\",\"PeriodicalId\":328714,\"journal\":{\"name\":\"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-11-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.2002.1025628\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits (Cat. No.02TH8614)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2002.1025628","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

铜与低k介电体的集成提出了许多挑战。在本文中,我们描述了与三种不同的低k介电体集成相关的良率问题;FSG(氟硅酸盐玻璃),OSG(有机硅酸盐玻璃)和聚合物。讨论的工艺问题包括电介质的图案,铜表面的清洁和铜抛光。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Integration of copper with low-k dielectrics for 0.13 /spl mu/m technology
The integration of Cu with low-k dielectrics poses a number of challenges. In this paper, we describe yield issues associated with integration of three different low-k dielectrics; FSG (fluorosilicate glass), OSG (organosilicate glass), and polymers. Process issues that are discussed include patterning of the dielectrics, cleaning of the Cu surface, and Cu polishing.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Reliability of copper dual damascene influenced by pre-clean Resistive interconnection localization Impact of oxide degradation on universal mobility behaviour of n-MOS inversion layers Through-silicon IR image to CAD database alignment Correlation between hot carrier stress, oxide breakdown and gate leakage current for monitoring plasma processing induced damage on gate oxide
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1