Woongrae Kim, Chang-Chih Chen, Soonyoung Cha, L. Milor
{"title":"SRAM阵列中由于GOBD与BTDDB引起的时间相关介电击穿的MBIST和统计假设检验","authors":"Woongrae Kim, Chang-Chih Chen, Soonyoung Cha, L. Milor","doi":"10.1109/VTS.2015.7116289","DOIUrl":null,"url":null,"abstract":"In this paper we present Memory Built-In Self-Test (MBIST) diagnosis methodologies for failure analysis of time-dependent breakdown due to gate oxide breakdown (GOBD) and backend time-dependent dielectric breakdown (BTDDB) in an SRAM array. First, a Built-In Self-Test (BIST) system and algorithm detect the breakdown mechanisms and identify the locations of the faulty sites in SRAM cells. Then, probabilities of failure are estimated for BTDDB and GOBD by matching the observed failure rate from BIST and the expected failure distribution functions from system simulations under realistic use scenarios, with different simulated failure rates for BTDDB and GOBD.","PeriodicalId":187545,"journal":{"name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","volume":"55 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"MBIST and statistical hypothesis test for time dependent dielectric breakdowns due to GOBD vs. BTDDB in an SRAM array\",\"authors\":\"Woongrae Kim, Chang-Chih Chen, Soonyoung Cha, L. Milor\",\"doi\":\"10.1109/VTS.2015.7116289\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present Memory Built-In Self-Test (MBIST) diagnosis methodologies for failure analysis of time-dependent breakdown due to gate oxide breakdown (GOBD) and backend time-dependent dielectric breakdown (BTDDB) in an SRAM array. First, a Built-In Self-Test (BIST) system and algorithm detect the breakdown mechanisms and identify the locations of the faulty sites in SRAM cells. Then, probabilities of failure are estimated for BTDDB and GOBD by matching the observed failure rate from BIST and the expected failure distribution functions from system simulations under realistic use scenarios, with different simulated failure rates for BTDDB and GOBD.\",\"PeriodicalId\":187545,\"journal\":{\"name\":\"2015 IEEE 33rd VLSI Test Symposium (VTS)\",\"volume\":\"55 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-04-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 IEEE 33rd VLSI Test Symposium (VTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTS.2015.7116289\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 33rd VLSI Test Symposium (VTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTS.2015.7116289","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
MBIST and statistical hypothesis test for time dependent dielectric breakdowns due to GOBD vs. BTDDB in an SRAM array
In this paper we present Memory Built-In Self-Test (MBIST) diagnosis methodologies for failure analysis of time-dependent breakdown due to gate oxide breakdown (GOBD) and backend time-dependent dielectric breakdown (BTDDB) in an SRAM array. First, a Built-In Self-Test (BIST) system and algorithm detect the breakdown mechanisms and identify the locations of the faulty sites in SRAM cells. Then, probabilities of failure are estimated for BTDDB and GOBD by matching the observed failure rate from BIST and the expected failure distribution functions from system simulations under realistic use scenarios, with different simulated failure rates for BTDDB and GOBD.