0.6 /spl mu/m FLOTOX EEPROM单元的编程速度表征

U. Hashim, R. Ayub, K. On, Lau Boon Leong, Y. Eric
{"title":"0.6 /spl mu/m FLOTOX EEPROM单元的编程速度表征","authors":"U. Hashim, R. Ayub, K. On, Lau Boon Leong, Y. Eric","doi":"10.1109/SMELEC.2002.1217842","DOIUrl":null,"url":null,"abstract":"Non-volatile memory processes, in particular the EEPROM process, is one the hardest process to be developed. Compared to a CMOS process, the EEPROM process has extra requirements which are high voltage transistors (>16 V), EEPROM cells, ONO layers, the buried N+ layer, thin tunnel oxide and stacked poly gates. EEPROM devices are judged on the programming speed, which relates to program high (erase) and program low (write) operations. It is essential that the program high and program low speed of the EEPROM cell is within 1 ms with a programming voltage of not more than 16 V. Two experiments were setup to improve the programming speed. The first experiment was to increase the high voltage NMOS drain junction breakdown voltage with the source floating (HVNMOS BVDSF), and the second experiment was to scale down the ONO layer. The characterization work to increase the programming speed of the memory cells of a 16 k FLOTOX EEPROM device has been carried out. P-field implant dose is optimized to have both the HVNMOS BVDSF and the p-field threshold above 16 V for fast programming. A program high threshold voltage (V/sub tH/) of 4.5 V and a program low threshold voltage (V/sub tL/) of -0.94 V are achieved.","PeriodicalId":211819,"journal":{"name":"ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2002-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Programming speed characterization of 0.6 /spl mu/m FLOTOX EEPROM cell\",\"authors\":\"U. Hashim, R. Ayub, K. On, Lau Boon Leong, Y. Eric\",\"doi\":\"10.1109/SMELEC.2002.1217842\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Non-volatile memory processes, in particular the EEPROM process, is one the hardest process to be developed. Compared to a CMOS process, the EEPROM process has extra requirements which are high voltage transistors (>16 V), EEPROM cells, ONO layers, the buried N+ layer, thin tunnel oxide and stacked poly gates. EEPROM devices are judged on the programming speed, which relates to program high (erase) and program low (write) operations. It is essential that the program high and program low speed of the EEPROM cell is within 1 ms with a programming voltage of not more than 16 V. Two experiments were setup to improve the programming speed. The first experiment was to increase the high voltage NMOS drain junction breakdown voltage with the source floating (HVNMOS BVDSF), and the second experiment was to scale down the ONO layer. The characterization work to increase the programming speed of the memory cells of a 16 k FLOTOX EEPROM device has been carried out. P-field implant dose is optimized to have both the HVNMOS BVDSF and the p-field threshold above 16 V for fast programming. A program high threshold voltage (V/sub tH/) of 4.5 V and a program low threshold voltage (V/sub tL/) of -0.94 V are achieved.\",\"PeriodicalId\":211819,\"journal\":{\"name\":\"ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-12-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMELEC.2002.1217842\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ICONIP '02. Proceedings of the 9th International Conference on Neural Information Processing. Computational Intelligence for the E-Age (IEEE Cat. No.02EX575)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMELEC.2002.1217842","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

非易失性存储器进程,特别是EEPROM进程,是最难开发的进程之一。与CMOS工艺相比,EEPROM工艺有额外的要求,包括高压晶体管(>16 V), EEPROM电池,ONO层,埋置N+层,薄隧道氧化物和堆叠的多栅极。EEPROM器件的判断依据是编程速度,这与程序高(擦除)和程序低(写)操作有关。EEPROM单元的编程高速度和编程低速度必须在1ms内,编程电压不超过16v。为了提高编程速度,设置了两个实验。第一个实验是用源浮提高高压NMOS漏极结击穿电压(HVNMOS BVDSF),第二个实验是缩小ONO层。为了提高16k FLOTOX EEPROM器件的存储单元的编程速度,进行了表征工作。对p场植入剂量进行优化,使HVNMOS BVDSF和p场阈值均大于16 V,从而实现快速编程。程序高阈值电压(V/sub tH/)为4.5 V,程序低阈值电压(V/sub tL/)为-0.94 V。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Programming speed characterization of 0.6 /spl mu/m FLOTOX EEPROM cell
Non-volatile memory processes, in particular the EEPROM process, is one the hardest process to be developed. Compared to a CMOS process, the EEPROM process has extra requirements which are high voltage transistors (>16 V), EEPROM cells, ONO layers, the buried N+ layer, thin tunnel oxide and stacked poly gates. EEPROM devices are judged on the programming speed, which relates to program high (erase) and program low (write) operations. It is essential that the program high and program low speed of the EEPROM cell is within 1 ms with a programming voltage of not more than 16 V. Two experiments were setup to improve the programming speed. The first experiment was to increase the high voltage NMOS drain junction breakdown voltage with the source floating (HVNMOS BVDSF), and the second experiment was to scale down the ONO layer. The characterization work to increase the programming speed of the memory cells of a 16 k FLOTOX EEPROM device has been carried out. P-field implant dose is optimized to have both the HVNMOS BVDSF and the p-field threshold above 16 V for fast programming. A program high threshold voltage (V/sub tH/) of 4.5 V and a program low threshold voltage (V/sub tL/) of -0.94 V are achieved.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Characterization and optimization of inorganic spin on glass process for inter-metal dielectric using field emission scanning electron microscopy Ion chromatography analysis of fluorine contamination in wafer packaging materials Real-time monitoring user certification and validation system Power stabilization of erbium-doped fibre ring laser subjected to external injection A study of non-linearity effects of collector and base currents in SiGe heterojunction bipolar transistor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1