用于DCS1800/W-CDMA应用的双模双标准LNA

C. P. Moreira, E. Kerhervé, P. Jarry, D. Belor
{"title":"用于DCS1800/W-CDMA应用的双模双标准LNA","authors":"C. P. Moreira, E. Kerhervé, P. Jarry, D. Belor","doi":"10.1109/DTIS.2006.1708730","DOIUrl":null,"url":null,"abstract":"The authors present in this article a dual-standard dual-mode low-noise amplifier (LNA) for DCS1800/W-CDMA-FDD applications. In order to save die area compared to conventional parallel LNAs, an alternative circuit configuration have been used. It consists of sharing the most die consuming elements (inductances) in both operation standards, enabling a more compact solution. The mode and standard selection is performed through a bias scheme (MOS switches) that allows alternating between the two involved standards. The LNA die area is 1.0 times 1.2 mm2 and it consumes 6.8mW (3.8mA under 1.8V), including bias circuitry","PeriodicalId":399250,"journal":{"name":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A dual-mode dual-standard LNA for DCS1800/W-CDMA applications\",\"authors\":\"C. P. Moreira, E. Kerhervé, P. Jarry, D. Belor\",\"doi\":\"10.1109/DTIS.2006.1708730\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors present in this article a dual-standard dual-mode low-noise amplifier (LNA) for DCS1800/W-CDMA-FDD applications. In order to save die area compared to conventional parallel LNAs, an alternative circuit configuration have been used. It consists of sharing the most die consuming elements (inductances) in both operation standards, enabling a more compact solution. The mode and standard selection is performed through a bias scheme (MOS switches) that allows alternating between the two involved standards. The LNA die area is 1.0 times 1.2 mm2 and it consumes 6.8mW (3.8mA under 1.8V), including bias circuitry\",\"PeriodicalId\":399250,\"journal\":{\"name\":\"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTIS.2006.1708730\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTIS.2006.1708730","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文介绍了一种用于DCS1800/W-CDMA-FDD应用的双标准双模低噪声放大器(LNA)。与传统的并行LNAs相比,为了节省芯片面积,采用了一种替代电路配置。它包括在两个操作标准中共享最消耗芯片的元件(电感),从而实现更紧凑的解决方案。模式和标准的选择是通过一个偏置方案(MOS开关)执行的,该方案允许在两个涉及的标准之间交替。LNA芯片面积为1.0 × 1.2 mm2,功耗为6.8mW (1.8V下3.8mA),包括偏置电路
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A dual-mode dual-standard LNA for DCS1800/W-CDMA applications
The authors present in this article a dual-standard dual-mode low-noise amplifier (LNA) for DCS1800/W-CDMA-FDD applications. In order to save die area compared to conventional parallel LNAs, an alternative circuit configuration have been used. It consists of sharing the most die consuming elements (inductances) in both operation standards, enabling a more compact solution. The mode and standard selection is performed through a bias scheme (MOS switches) that allows alternating between the two involved standards. The LNA die area is 1.0 times 1.2 mm2 and it consumes 6.8mW (3.8mA under 1.8V), including bias circuitry
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design-oriented compact models for CNTFETs Magnetic domain wall logic requires new synthesis methodologies Modeling of pixel sensors for image systems with VHDL-AMS Automated BIST-based diagnostic solution for SOPC EDP optimized synthesis scheme for Boolean read-once functions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1