反向偏压对薄膜SOI制备SiGe:C hbt直流和射频特性的影响

Jing Chen, Tao Yu, Jiexin Luo, Qingqing Wu, Z. Chai, Xi Wang
{"title":"反向偏压对薄膜SOI制备SiGe:C hbt直流和射频特性的影响","authors":"Jing Chen, Tao Yu, Jiexin Luo, Qingqing Wu, Z. Chai, Xi Wang","doi":"10.1109/SOI.2012.6404388","DOIUrl":null,"url":null,"abstract":"The influence of back-gate bias on DC and RF characteristics in C-doped SiGe HBTs (SiGe:C HBTs) on thin-film silicon-on-insulator (SOI) was investigated. The experimental result indicates that a positive substrate bias is very effective in RC and hysteresis reduction, and further improves the maximum fT from 16 to 53GHz. Analytical relationships are developed to quantify the impact of substrate bias on electrical characteristics, which further approved by calibrated Sentaurus simulations.","PeriodicalId":306839,"journal":{"name":"2012 IEEE International SOI Conference (SOI)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Impact of back-gate bias on DC and RF characteristics in SiGe:C HBTs fabricated on thin-film SOI\",\"authors\":\"Jing Chen, Tao Yu, Jiexin Luo, Qingqing Wu, Z. Chai, Xi Wang\",\"doi\":\"10.1109/SOI.2012.6404388\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The influence of back-gate bias on DC and RF characteristics in C-doped SiGe HBTs (SiGe:C HBTs) on thin-film silicon-on-insulator (SOI) was investigated. The experimental result indicates that a positive substrate bias is very effective in RC and hysteresis reduction, and further improves the maximum fT from 16 to 53GHz. Analytical relationships are developed to quantify the impact of substrate bias on electrical characteristics, which further approved by calibrated Sentaurus simulations.\",\"PeriodicalId\":306839,\"journal\":{\"name\":\"2012 IEEE International SOI Conference (SOI)\",\"volume\":\"24 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE International SOI Conference (SOI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.2012.6404388\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International SOI Conference (SOI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2012.6404388","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

研究了反向偏压对掺杂C的绝缘体上硅(SOI)薄膜SiGe HBTs (SiGe:C HBTs)直流和射频特性的影响。实验结果表明,正衬底偏压在减小RC和迟滞方面非常有效,并进一步将最大fT从16 ghz提高到53GHz。建立了分析关系来量化衬底偏置对电特性的影响,并通过校准的Sentaurus模拟进一步证实了这一点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Impact of back-gate bias on DC and RF characteristics in SiGe:C HBTs fabricated on thin-film SOI
The influence of back-gate bias on DC and RF characteristics in C-doped SiGe HBTs (SiGe:C HBTs) on thin-film silicon-on-insulator (SOI) was investigated. The experimental result indicates that a positive substrate bias is very effective in RC and hysteresis reduction, and further improves the maximum fT from 16 to 53GHz. Analytical relationships are developed to quantify the impact of substrate bias on electrical characteristics, which further approved by calibrated Sentaurus simulations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
BSIM-IMG: A Turnkey compact model for fully depleted technologies SOI tri-gate nanowire MOSFETs for ultra-low power LSI Key enabling processes for more-than-moore technologies High voltage SOI MESFETs at the 45nm technology node Cryogenic operation of double-gate FinFET and demonstration of analog circuit at 4.2K
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1