规模化dram的字线耦合降噪技术

Digest of Technical Papers., 1990 Symposium on VLSI Circuits Pub Date : 1990-06-07 DOI:10.1109/VLSIC.1990.111105

Dong-Sun Min Dong-Sun Min, Dong-Il Seo Dong-Il Seo, Jehwan You Jehwan You, Sooin Cho Sooin Cho, Daeje Chin Daeje Chin, Y.E. Park

{"title":"规模化dram的字线耦合降噪技术","authors":"Dong-Sun Min Dong-Sun Min, Dong-Il Seo Dong-Il Seo, Jehwan You Jehwan You, Sooin Cho Sooin Cho, Daeje Chin Daeje Chin, Y.E. Park","doi":"10.1109/VLSIC.1990.111105","DOIUrl":null,"url":null,"abstract":"The wordline architecture of the twisted word line (TWL) scheme and a wordline latch circuit for suppressing wordline coupling noise have been proposed and demonstrated. Using this approach, wordline coupling noise is reduced by 70% compared to the conventional wordline structure. This technique was found to be effective for suppressing wordline coupling noise with minimum layout penalty in scaled high-density DRAMs","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Wordline coupling noise reduction techniques for scaled DRAMs\",\"authors\":\"Dong-Sun Min Dong-Sun Min, Dong-Il Seo Dong-Il Seo, Jehwan You Jehwan You, Sooin Cho Sooin Cho, Daeje Chin Daeje Chin, Y.E. Park\",\"doi\":\"10.1109/VLSIC.1990.111105\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The wordline architecture of the twisted word line (TWL) scheme and a wordline latch circuit for suppressing wordline coupling noise have been proposed and demonstrated. Using this approach, wordline coupling noise is reduced by 70% compared to the conventional wordline structure. This technique was found to be effective for suppressing wordline coupling noise with minimum layout penalty in scaled high-density DRAMs\",\"PeriodicalId\":239990,\"journal\":{\"name\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1990.111105\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1990.111105","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 11

摘要

提出并演示了扭曲字线(TWL)方案的字线结构和抑制字线耦合噪声的字线锁存电路。使用这种方法，与传统的词线结构相比，词线耦合噪声降低了70%。结果表明，该技术可以有效地抑制字线耦合噪声，并且在高密度dram中具有最小的布局损失

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Wordline coupling noise reduction techniques for scaled DRAMs

The wordline architecture of the twisted word line (TWL) scheme and a wordline latch circuit for suppressing wordline coupling noise have been proposed and demonstrated. Using this approach, wordline coupling noise is reduced by 70% compared to the conventional wordline structure. This technique was found to be effective for suppressing wordline coupling noise with minimum layout penalty in scaled high-density DRAMs

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Digest of Technical Papers., 1990 Symposium on VLSI Circuits

自引率

0.00%

发文量