基于深沟电容的32nm SOI升压和降压DC/DC转换器,具有机会电流借用和快速DVFS功能

A. Paul, Dong Jiao, S. Sapatnekar, C. Kim
{"title":"基于深沟电容的32nm SOI升压和降压DC/DC转换器,具有机会电流借用和快速DVFS功能","authors":"A. Paul, Dong Jiao, S. Sapatnekar, C. Kim","doi":"10.1109/ASSCC.2013.6690979","DOIUrl":null,"url":null,"abstract":"A switched capacitor step-down converter fabricated in 32nm CMOS achieves a 5X improvement in response time for fast dynamic voltage and frequency scaling (DVFS). We also present a step-up converter based on a bi-directional voltage doubler, which is capable of reducing supply noise up to 45% by opportunistically borrowing current from adjacent idle power domains. Using ultra-high density deep trench capacitors, we are able to achieve an output power density of 2.78W/mm2 at a peak efficiency of 85% from the step-down converter and 0.9W/mm2 at a peak efficiency of 82% from the voltage doubler.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"75 8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Deep trench capacitor based step-up and step-down DC/DC converters in 32nm SOI with opportunistic current borrowing and fast DVFS capabilities\",\"authors\":\"A. Paul, Dong Jiao, S. Sapatnekar, C. Kim\",\"doi\":\"10.1109/ASSCC.2013.6690979\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A switched capacitor step-down converter fabricated in 32nm CMOS achieves a 5X improvement in response time for fast dynamic voltage and frequency scaling (DVFS). We also present a step-up converter based on a bi-directional voltage doubler, which is capable of reducing supply noise up to 45% by opportunistically borrowing current from adjacent idle power domains. Using ultra-high density deep trench capacitors, we are able to achieve an output power density of 2.78W/mm2 at a peak efficiency of 85% from the step-down converter and 0.9W/mm2 at a peak efficiency of 82% from the voltage doubler.\",\"PeriodicalId\":296544,\"journal\":{\"name\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"volume\":\"75 8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2013.6690979\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2013.6690979","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

采用32nm CMOS制造的开关电容降压变换器实现了快速动态电压和频率缩放(DVFS)的响应时间提高5倍。我们还提出了一种基于双向倍压器的升压变换器,该变换器能够通过从相邻的空闲功率域投机地借用电流来降低高达45%的电源噪声。使用超高密度深沟电容器,降压变换器的输出功率密度为2.78W/mm2,峰值效率为85%,倍增器的输出功率密度为0.9W/mm2,峰值效率为82%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Deep trench capacitor based step-up and step-down DC/DC converters in 32nm SOI with opportunistic current borrowing and fast DVFS capabilities
A switched capacitor step-down converter fabricated in 32nm CMOS achieves a 5X improvement in response time for fast dynamic voltage and frequency scaling (DVFS). We also present a step-up converter based on a bi-directional voltage doubler, which is capable of reducing supply noise up to 45% by opportunistically borrowing current from adjacent idle power domains. Using ultra-high density deep trench capacitors, we are able to achieve an output power density of 2.78W/mm2 at a peak efficiency of 85% from the step-down converter and 0.9W/mm2 at a peak efficiency of 82% from the voltage doubler.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Future mobile society beyond Moore's Law A 691 Mbps 1.392mm2 configurable radix-16 turbo decoder ASIC for 3GPP-LTE and WiMAX systems in 65nm CMOS Collaborative innovation for future mobile applications A 0.5V 34.4uW 14.28kfps 105dB smart image sensor with array-level analog signal processing An 85mW 14-bit 150MS/s pipelined ADC with 71.3dB peak SNDR in 130nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1