BEOL中不同焊盘设计对探头接触电阻影响的研究

E. Ramanathan, V. Katragadda, A. Gasasira, M. Muthee, J. Riendeau, M. Hatzistergos, J. Mody, Kok Hin (Rick) Teo, Justin Clements, Jian-xiong Qiu, Qiushi Wang, Petrov Nicolai, Vincent Liao, Jung Tae Hwang, R. Krom, Vandana Venkatasubramanian, Colin Bombardier, Shafaat Ahmed, C. Montgomery, Owen E. Brown, Lloyd Smith, Alan Cusick, Edwin Soler, Bill Evans
{"title":"BEOL中不同焊盘设计对探头接触电阻影响的研究","authors":"E. Ramanathan, V. Katragadda, A. Gasasira, M. Muthee, J. Riendeau, M. Hatzistergos, J. Mody, Kok Hin (Rick) Teo, Justin Clements, Jian-xiong Qiu, Qiushi Wang, Petrov Nicolai, Vincent Liao, Jung Tae Hwang, R. Krom, Vandana Venkatasubramanian, Colin Bombardier, Shafaat Ahmed, C. Montgomery, Owen E. Brown, Lloyd Smith, Alan Cusick, Edwin Soler, Bill Evans","doi":"10.1109/ASMC.2019.8791826","DOIUrl":null,"url":null,"abstract":"Inline electrical testing in a semiconductor fabrication line is a very common method to monitor the line performance and to be able to detect any issue for the tested wafers. This helps to detect the problems much earlier. Detecting issues earlier not only stops the affected wafer from processing further, but it would be able to highlight an upstream process issue stopping other incoming wafers. Fundamental issues like high probe contact resistance (CRES) during test affects the measurement data integrity of critical device parameters. This also impacts the learning cycles as well as mean time to detect process / drift issues. Extensive data collection and experiments were able to conclude that the presence of copper oxide is the root cause of high CRES. Adhesion to different constructs explains variations seen in different designs.","PeriodicalId":287541,"journal":{"name":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"49 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Study of Probe Contact Resistance Impact on Inline Testing with Different Bond Pad Design in BEOL\",\"authors\":\"E. Ramanathan, V. Katragadda, A. Gasasira, M. Muthee, J. Riendeau, M. Hatzistergos, J. Mody, Kok Hin (Rick) Teo, Justin Clements, Jian-xiong Qiu, Qiushi Wang, Petrov Nicolai, Vincent Liao, Jung Tae Hwang, R. Krom, Vandana Venkatasubramanian, Colin Bombardier, Shafaat Ahmed, C. Montgomery, Owen E. Brown, Lloyd Smith, Alan Cusick, Edwin Soler, Bill Evans\",\"doi\":\"10.1109/ASMC.2019.8791826\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Inline electrical testing in a semiconductor fabrication line is a very common method to monitor the line performance and to be able to detect any issue for the tested wafers. This helps to detect the problems much earlier. Detecting issues earlier not only stops the affected wafer from processing further, but it would be able to highlight an upstream process issue stopping other incoming wafers. Fundamental issues like high probe contact resistance (CRES) during test affects the measurement data integrity of critical device parameters. This also impacts the learning cycles as well as mean time to detect process / drift issues. Extensive data collection and experiments were able to conclude that the presence of copper oxide is the root cause of high CRES. Adhesion to different constructs explains variations seen in different designs.\",\"PeriodicalId\":287541,\"journal\":{\"name\":\"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"volume\":\"49 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASMC.2019.8791826\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2019.8791826","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

在半导体生产线上进行在线电气测试是一种非常常用的方法,用于监控线路性能,并能够检测到被测试晶圆的任何问题。这有助于更早地发现问题。及早发现问题不仅可以阻止受影响的晶圆进一步加工,还可以突出上游工艺问题,阻止其他传入晶圆。在测试过程中,高探头接触电阻(CRES)等基本问题会影响关键器件参数测量数据的完整性。这也会影响学习周期以及检测过程/漂移问题的平均时间。广泛的数据收集和实验能够得出结论,氧化铜的存在是高CRES的根本原因。对不同结构的粘附解释了在不同设计中看到的变化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Study of Probe Contact Resistance Impact on Inline Testing with Different Bond Pad Design in BEOL
Inline electrical testing in a semiconductor fabrication line is a very common method to monitor the line performance and to be able to detect any issue for the tested wafers. This helps to detect the problems much earlier. Detecting issues earlier not only stops the affected wafer from processing further, but it would be able to highlight an upstream process issue stopping other incoming wafers. Fundamental issues like high probe contact resistance (CRES) during test affects the measurement data integrity of critical device parameters. This also impacts the learning cycles as well as mean time to detect process / drift issues. Extensive data collection and experiments were able to conclude that the presence of copper oxide is the root cause of high CRES. Adhesion to different constructs explains variations seen in different designs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fast and accurate defect classification for CMP process monitoring A Deep Learning Model for Identification of Defect Patterns in Semiconductor Wafer Map The Etching of Silicon Nitride in Phosphoric Acid with Novel Single Wafer Processor Methods for RFSOI Damascene Tungsten Contact Etching Using High-Speed Video Analysis for Defect Investigation and Process Improvement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1