55nm, 0.6mm2蓝牙SoC集成在蜂窝基带芯片,增强共存

Y. Shih, Hong-Lin Chu, Wei-Kai Hong, Chao-Ching Hung, A. Tanzil, Y. Huang, Jun-Yu Chen, Li-Han Hung, Lan-chou Cho, Junmin Cao, Yen-Chuan Huang, Y. Hsueh, Y. Chung
{"title":"55nm, 0.6mm2蓝牙SoC集成在蜂窝基带芯片,增强共存","authors":"Y. Shih, Hong-Lin Chu, Wei-Kai Hong, Chao-Ching Hung, A. Tanzil, Y. Huang, Jun-Yu Chen, Li-Han Hung, Lan-chou Cho, Junmin Cao, Yen-Chuan Huang, Y. Hsueh, Y. Chung","doi":"10.1109/ASSCC.2013.6691015","DOIUrl":null,"url":null,"abstract":"This paper describes a 55nm, 0.6mm2 Bluetooth SoC integrated in cellular baseband. Several techniques are used to enhance co-existence performance of Bluetooth with cellular and Wi-Fi. First is the design of current-mode interfaces from LNA to complex BPF for better linearity and the additional antialiasing LPF placed before ADC for outband rejection in the RX. Second is the use of a passive voltage sampling mixer to lower out-of-band emission noise floor in TX. Moreover, only two inductors are used, one of which is a field-cancelling inductor used in VCO layout to achieve a spur-free LO signal, minimizing magnetic coupling from other parts of SoC. The TX output power is +11dBm at BDR mode and +8dBm at EDR3 mode, with 1.5-kHz frequency drift and <;6% RMS DEVM. The RX sensitivity is better than -96.5dBm and -89.2dBm for BDR and EDR3 modes respectively. The measured BT RX sensitivity is -57dBm at BDR mode while co-existing with -5dBm of Wi-Fi 54Mbps OFDM.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A 55nm, 0.6mm2 Bluetooth SoC integrated in cellular baseband chip with enhanced coexistence\",\"authors\":\"Y. Shih, Hong-Lin Chu, Wei-Kai Hong, Chao-Ching Hung, A. Tanzil, Y. Huang, Jun-Yu Chen, Li-Han Hung, Lan-chou Cho, Junmin Cao, Yen-Chuan Huang, Y. Hsueh, Y. Chung\",\"doi\":\"10.1109/ASSCC.2013.6691015\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a 55nm, 0.6mm2 Bluetooth SoC integrated in cellular baseband. Several techniques are used to enhance co-existence performance of Bluetooth with cellular and Wi-Fi. First is the design of current-mode interfaces from LNA to complex BPF for better linearity and the additional antialiasing LPF placed before ADC for outband rejection in the RX. Second is the use of a passive voltage sampling mixer to lower out-of-band emission noise floor in TX. Moreover, only two inductors are used, one of which is a field-cancelling inductor used in VCO layout to achieve a spur-free LO signal, minimizing magnetic coupling from other parts of SoC. The TX output power is +11dBm at BDR mode and +8dBm at EDR3 mode, with 1.5-kHz frequency drift and <;6% RMS DEVM. The RX sensitivity is better than -96.5dBm and -89.2dBm for BDR and EDR3 modes respectively. The measured BT RX sensitivity is -57dBm at BDR mode while co-existing with -5dBm of Wi-Fi 54Mbps OFDM.\",\"PeriodicalId\":296544,\"journal\":{\"name\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2013.6691015\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2013.6691015","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

本文介绍了一种集成在蜂窝基带中的55nm、0.6mm2蓝牙SoC。为了提高蓝牙与蜂窝和Wi-Fi的共存性能,采用了几种技术。首先是设计从LNA到复杂BPF的电流模式接口,以获得更好的线性度,并在ADC之前放置额外的抗混叠LPF,用于RX中的带外抑制。其次是使用无源电压采样混频器来降低TX的带外发射噪声底。此外,仅使用两个电感,其中一个是用于VCO布局的场抵消电感,以实现无杂散的LO信号,最大限度地减少SoC其他部分的磁耦合。TX输出功率在BDR模式下为+11dBm,在EDR3模式下为+8dBm,频率漂移为1.5 khz, RMS DEVM < 6%。在BDR和EDR3模式下,RX灵敏度分别优于-96.5dBm和-89.2dBm。测量的BT RX灵敏度在BDR模式下为-57dBm,同时与Wi-Fi 54Mbps OFDM共存-5dBm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 55nm, 0.6mm2 Bluetooth SoC integrated in cellular baseband chip with enhanced coexistence
This paper describes a 55nm, 0.6mm2 Bluetooth SoC integrated in cellular baseband. Several techniques are used to enhance co-existence performance of Bluetooth with cellular and Wi-Fi. First is the design of current-mode interfaces from LNA to complex BPF for better linearity and the additional antialiasing LPF placed before ADC for outband rejection in the RX. Second is the use of a passive voltage sampling mixer to lower out-of-band emission noise floor in TX. Moreover, only two inductors are used, one of which is a field-cancelling inductor used in VCO layout to achieve a spur-free LO signal, minimizing magnetic coupling from other parts of SoC. The TX output power is +11dBm at BDR mode and +8dBm at EDR3 mode, with 1.5-kHz frequency drift and <;6% RMS DEVM. The RX sensitivity is better than -96.5dBm and -89.2dBm for BDR and EDR3 modes respectively. The measured BT RX sensitivity is -57dBm at BDR mode while co-existing with -5dBm of Wi-Fi 54Mbps OFDM.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Future mobile society beyond Moore's Law A 691 Mbps 1.392mm2 configurable radix-16 turbo decoder ASIC for 3GPP-LTE and WiMAX systems in 65nm CMOS Collaborative innovation for future mobile applications A 0.5V 34.4uW 14.28kfps 105dB smart image sensor with array-level analog signal processing An 85mW 14-bit 150MS/s pipelined ADC with 71.3dB peak SNDR in 130nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1