一个技术独立的器件建模程序,采用模拟退火优化

M. Vai, M.F.D. Ng
{"title":"一个技术独立的器件建模程序,采用模拟退火优化","authors":"M. Vai, M.F.D. Ng","doi":"10.1109/CICC.1989.56722","DOIUrl":null,"url":null,"abstract":"A combinatorial optimization algorithm called simulated annealing (SA) is applied to the modeling process of active devices. The objective is to obtain simplified yet accurate models by integrating both model minimization and parameter determination into one process. In this approach, two nested SA loops are used to determine the least-complicated model of a device that closely matches the measured characteristics. The outer loop reconfigures and simplifies a fully expanded, detailed equivalent-circuit mode, of which the parameters are optimized iteratively in the inner loop. This approach is technology-independent and versatile and can be applied to any device","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"A technology-independent device modeling program using simulated annealing optimization\",\"authors\":\"M. Vai, M.F.D. Ng\",\"doi\":\"10.1109/CICC.1989.56722\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A combinatorial optimization algorithm called simulated annealing (SA) is applied to the modeling process of active devices. The objective is to obtain simplified yet accurate models by integrating both model minimization and parameter determination into one process. In this approach, two nested SA loops are used to determine the least-complicated model of a device that closely matches the measured characteristics. The outer loop reconfigures and simplifies a fully expanded, detailed equivalent-circuit mode, of which the parameters are optimized iteratively in the inner loop. This approach is technology-independent and versatile and can be applied to any device\",\"PeriodicalId\":165054,\"journal\":{\"name\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1989.56722\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56722","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

将模拟退火(SA)组合优化算法应用于有源器件的建模过程。目标是通过将模型最小化和参数确定集成到一个过程中来获得简化但准确的模型。在这种方法中,使用两个嵌套的SA循环来确定与测量特性密切匹配的设备的最不复杂的模型。外环重新配置和简化了一个完全扩展的、详细的等效电路模式,其中参数在内环中迭代优化。这种方法与技术无关,用途广泛,可以应用于任何设备
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A technology-independent device modeling program using simulated annealing optimization
A combinatorial optimization algorithm called simulated annealing (SA) is applied to the modeling process of active devices. The objective is to obtain simplified yet accurate models by integrating both model minimization and parameter determination into one process. In this approach, two nested SA loops are used to determine the least-complicated model of a device that closely matches the measured characteristics. The outer loop reconfigures and simplifies a fully expanded, detailed equivalent-circuit mode, of which the parameters are optimized iteratively in the inner loop. This approach is technology-independent and versatile and can be applied to any device
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1