VLSI电路与系统的容错设计

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI:10.1109/ASIC.1990.186075

P.V.C.V. Reddy

{"title":"VLSI电路与系统的容错设计","authors":"P.V.C.V. Reddy","doi":"10.1109/ASIC.1990.186075","DOIUrl":null,"url":null,"abstract":"The ever-increasing complexity of very large scale integration (VLSI) has a considerable impact on the design and implementation of fault-tolerant circuits and systems. The techniques of fault-tolerance are well established. VLSI, however, introduces problems in fault-tolerant design. An overview of the design and implementation of fault-tolerant systems in a VLSI environment is presented.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Fault-tolerant design of VLSI circuits and systems\",\"authors\":\"P.V.C.V. Reddy\",\"doi\":\"10.1109/ASIC.1990.186075\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The ever-increasing complexity of very large scale integration (VLSI) has a considerable impact on the design and implementation of fault-tolerant circuits and systems. The techniques of fault-tolerance are well established. VLSI, however, introduces problems in fault-tolerant design. An overview of the design and implementation of fault-tolerant systems in a VLSI environment is presented.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186075\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186075","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

超大规模集成电路(VLSI)日益增加的复杂性对容错电路和系统的设计和实现产生了相当大的影响。容错技术已经得到了很好的验证。然而，超大规模集成电路引入了容错设计的问题。本文概述了超大规模集成电路环境中容错系统的设计与实现

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Fault-tolerant design of VLSI circuits and systems

The ever-increasing complexity of very large scale integration (VLSI) has a considerable impact on the design and implementation of fault-tolerant circuits and systems. The techniques of fault-tolerance are well established. VLSI, however, introduces problems in fault-tolerant design. An overview of the design and implementation of fault-tolerant systems in a VLSI environment is presented.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit

自引率

0.00%

发文量

期刊最新文献

A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)