让设计师控制桌面原型

J.A. Machado
{"title":"让设计师控制桌面原型","authors":"J.A. Machado","doi":"10.1109/ASIC.1990.186085","DOIUrl":null,"url":null,"abstract":"It is pointed out that MAX+PLUS software is the ideal tool to produce a prototype efficiently, completely, and quickly. It provides all necessary prototyping tools in one single system, ensuring that necessary iterations do not slow down the overall prototyping process. Furthermore, the MAX family of EPLDs provides high-density, high-performance devices that integrate general-purpose logic designs. With the integration potential in excess of 100 TTL packages, a single MAX EPLD can incorporate a large design on a single chip. Teaming the MAX family of EPLDs with MAX+PLUS design software to rapidly create functioning prototypes saves design time, thereby reducing the time to market, ultimately producing more profits for a company.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Putting the designer in control with desktop prototyping\",\"authors\":\"J.A. Machado\",\"doi\":\"10.1109/ASIC.1990.186085\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"It is pointed out that MAX+PLUS software is the ideal tool to produce a prototype efficiently, completely, and quickly. It provides all necessary prototyping tools in one single system, ensuring that necessary iterations do not slow down the overall prototyping process. Furthermore, the MAX family of EPLDs provides high-density, high-performance devices that integrate general-purpose logic designs. With the integration potential in excess of 100 TTL packages, a single MAX EPLD can incorporate a large design on a single chip. Teaming the MAX family of EPLDs with MAX+PLUS design software to rapidly create functioning prototypes saves design time, thereby reducing the time to market, ultimately producing more profits for a company.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186085\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186085","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

指出MAX+PLUS软件是高效、完整、快速制作原型的理想工具。它在一个系统中提供了所有必要的原型工具,确保必要的迭代不会减慢整个原型过程。此外,MAX系列epld提供高密度、高性能的器件,集成了通用逻辑设计。由于集成潜力超过100个TTL封装,单个MAX EPLD可以在单个芯片上集成大型设计。MAX系列epld与MAX+PLUS设计软件相结合,可快速创建功能原型,节省设计时间,从而缩短产品上市时间,最终为公司带来更多利润。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Putting the designer in control with desktop prototyping
It is pointed out that MAX+PLUS software is the ideal tool to produce a prototype efficiently, completely, and quickly. It provides all necessary prototyping tools in one single system, ensuring that necessary iterations do not slow down the overall prototyping process. Furthermore, the MAX family of EPLDs provides high-density, high-performance devices that integrate general-purpose logic designs. With the integration potential in excess of 100 TTL packages, a single MAX EPLD can incorporate a large design on a single chip. Teaming the MAX family of EPLDs with MAX+PLUS design software to rapidly create functioning prototypes saves design time, thereby reducing the time to market, ultimately producing more profits for a company.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1