在III-V nMOSFET技术中,短通道效应的来源增加

T. Dutta, Q. Rafhay, R. Clerc, J. Lacord, S. Monfray, G. Pananakakis, F. Boeuf, G. Ghibaudo
{"title":"在III-V nMOSFET技术中,短通道效应的来源增加","authors":"T. Dutta, Q. Rafhay, R. Clerc, J. Lacord, S. Monfray, G. Pananakakis, F. Boeuf, G. Ghibaudo","doi":"10.1109/ULIS.2012.6193348","DOIUrl":null,"url":null,"abstract":"This paper investigates the different mechanisms responsible for the increase of short channel effects in III-V MOSFETs. As expected, the first origin of this increase is due to the higher dielectric constant of III-V semiconductors. The second is due to their small density of states, which induces larger DIBL, but only in the strong inversion regime, due to larger dark space. Finally, barrier layers, used in the Quantum Well FET architecture, are shown to cause additional DIBL increase.","PeriodicalId":350544,"journal":{"name":"2012 13th International Conference on Ultimate Integration on Silicon (ULIS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-03-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"Origins of the short channel effects increase in III-V nMOSFET technologies\",\"authors\":\"T. Dutta, Q. Rafhay, R. Clerc, J. Lacord, S. Monfray, G. Pananakakis, F. Boeuf, G. Ghibaudo\",\"doi\":\"10.1109/ULIS.2012.6193348\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper investigates the different mechanisms responsible for the increase of short channel effects in III-V MOSFETs. As expected, the first origin of this increase is due to the higher dielectric constant of III-V semiconductors. The second is due to their small density of states, which induces larger DIBL, but only in the strong inversion regime, due to larger dark space. Finally, barrier layers, used in the Quantum Well FET architecture, are shown to cause additional DIBL increase.\",\"PeriodicalId\":350544,\"journal\":{\"name\":\"2012 13th International Conference on Ultimate Integration on Silicon (ULIS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-03-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 13th International Conference on Ultimate Integration on Silicon (ULIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ULIS.2012.6193348\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 13th International Conference on Ultimate Integration on Silicon (ULIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ULIS.2012.6193348","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

本文研究了III-V型mosfet中短通道效应增加的不同机制。正如预期的那样,这种增加的第一个原因是由于III-V半导体的介电常数较高。二是由于它们的态密度小,这导致了更大的DIBL,但仅在强反转区,由于更大的暗空间。最后,在量子阱场效应管结构中使用的势垒层被证明会导致额外的DIBL增加。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Origins of the short channel effects increase in III-V nMOSFET technologies
This paper investigates the different mechanisms responsible for the increase of short channel effects in III-V MOSFETs. As expected, the first origin of this increase is due to the higher dielectric constant of III-V semiconductors. The second is due to their small density of states, which induces larger DIBL, but only in the strong inversion regime, due to larger dark space. Finally, barrier layers, used in the Quantum Well FET architecture, are shown to cause additional DIBL increase.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Device scaling model for bulk FinFETs Energy capability of LDMOS as a function of ambient temperature 2D analytical potential modeling of junctionless DG MOSFETs in subthreshold region including proposal for calculating the threshold voltage Mechanisms of high hole mobility in (100) nanowire pMOSFETs with width of less than 10nm TAMTAMS: A flexible and open tool for UDSM process-to-system design space exploration
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1