测试向量生成自动化的汇编方法

K. Perrey, M. Manley
{"title":"测试向量生成自动化的汇编方法","authors":"K. Perrey, M. Manley","doi":"10.1109/ASIC.1990.186180","DOIUrl":null,"url":null,"abstract":"Two schemes for testing user logic in a microcontroller-based ASIC are described. The direct access method consists of multiplexing primary signals with the microcontroller's signals at the interface with user logic. Multiplexing allows the designer to mimic the microcontroller core's application of stimuli to user logic using a predefined test mode. During test mode, the designer has both the controllability and the observability to directly test the user logic. This method bypasses whatever method is used for testing the microcontroller core and peripherals. Alternatively, the core access method utilizes the microcontroller core to test user logic. To reduce the customer's burden, the standard microcontroller assembler has been enhanced to aid in test vector generation. The extended assembler allows customers to generate stimuli and monitor responses which are synchronized with the bus cycles of the microcontroller core. This method of testing user logic is complementary to and dependent on the method of testing the microcontroller core and peripherals. Advantages and disadvantages of each approach are described. Three examples are explored to compare and contrast these two testing methods.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An assembler approach to the automation of test vector generation\",\"authors\":\"K. Perrey, M. Manley\",\"doi\":\"10.1109/ASIC.1990.186180\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Two schemes for testing user logic in a microcontroller-based ASIC are described. The direct access method consists of multiplexing primary signals with the microcontroller's signals at the interface with user logic. Multiplexing allows the designer to mimic the microcontroller core's application of stimuli to user logic using a predefined test mode. During test mode, the designer has both the controllability and the observability to directly test the user logic. This method bypasses whatever method is used for testing the microcontroller core and peripherals. Alternatively, the core access method utilizes the microcontroller core to test user logic. To reduce the customer's burden, the standard microcontroller assembler has been enhanced to aid in test vector generation. The extended assembler allows customers to generate stimuli and monitor responses which are synchronized with the bus cycles of the microcontroller core. This method of testing user logic is complementary to and dependent on the method of testing the microcontroller core and peripherals. Advantages and disadvantages of each approach are described. Three examples are explored to compare and contrast these two testing methods.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186180\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186180","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

介绍了在基于微控制器的专用集成电路中测试用户逻辑的两种方案。直接访问方法是将主信号与微控制器的信号在用户逻辑接口处进行多路复用。多路复用允许设计人员使用预定义的测试模式模拟微控制器核心对用户逻辑的刺激应用。在测试模式下,设计者既具有可控性又具有可观察性,可以直接测试用户逻辑。这种方法绕过了用于测试微控制器核心和外设的任何方法。或者,核心访问方法利用微控制器核心来测试用户逻辑。为了减轻客户的负担,标准微控制器汇编器已经增强,以帮助测试向量生成。扩展的汇编器允许客户产生与微控制器核心的总线周期同步的刺激和监测响应。这种测试用户逻辑的方法是对微控制器核心和外设测试方法的补充和依赖。描述了每种方法的优点和缺点。通过三个实例对这两种测试方法进行了比较和对比。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An assembler approach to the automation of test vector generation
Two schemes for testing user logic in a microcontroller-based ASIC are described. The direct access method consists of multiplexing primary signals with the microcontroller's signals at the interface with user logic. Multiplexing allows the designer to mimic the microcontroller core's application of stimuli to user logic using a predefined test mode. During test mode, the designer has both the controllability and the observability to directly test the user logic. This method bypasses whatever method is used for testing the microcontroller core and peripherals. Alternatively, the core access method utilizes the microcontroller core to test user logic. To reduce the customer's burden, the standard microcontroller assembler has been enhanced to aid in test vector generation. The extended assembler allows customers to generate stimuli and monitor responses which are synchronized with the bus cycles of the microcontroller core. This method of testing user logic is complementary to and dependent on the method of testing the microcontroller core and peripherals. Advantages and disadvantages of each approach are described. Three examples are explored to compare and contrast these two testing methods.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1