嵌入式存储器:高性能系统vlsi的关键

T. Iizuka
{"title":"嵌入式存储器:高性能系统vlsi的关键","authors":"T. Iizuka","doi":"10.1109/VLSIC.1990.111070","DOIUrl":null,"url":null,"abstract":"The strategies for technology integration and design methodologies for embedded memory are discussed as well as testing and yield issues. Some examples of current embedded-memory developments in several representative categories are presented. Owing to rapid progress in Si technology, current high-performance system VLSIs can afford a large embedded memory on chip, which provides wide memory bandwidth, dedicated memory architecture for application, small chip count and compact system, and better system speed scalability along with Si-technology scaling","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Embedded memory: a key to high performance system VLSIs\",\"authors\":\"T. Iizuka\",\"doi\":\"10.1109/VLSIC.1990.111070\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The strategies for technology integration and design methodologies for embedded memory are discussed as well as testing and yield issues. Some examples of current embedded-memory developments in several representative categories are presented. Owing to rapid progress in Si technology, current high-performance system VLSIs can afford a large embedded memory on chip, which provides wide memory bandwidth, dedicated memory architecture for application, small chip count and compact system, and better system speed scalability along with Si-technology scaling\",\"PeriodicalId\":239990,\"journal\":{\"name\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1990.111070\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1990.111070","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

摘要

讨论了嵌入式存储器的技术集成策略和设计方法,以及测试和良率问题。本文介绍了当前嵌入式存储器发展的几个代表性领域的一些例子。由于Si技术的快速发展,目前的高性能系统vlsi可以提供大容量的嵌入式片上存储器,从而提供宽的存储带宽、专用的应用内存架构、小芯片数量和紧凑的系统,以及随着Si技术的扩展而更好的系统速度可扩展性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Embedded memory: a key to high performance system VLSIs
The strategies for technology integration and design methodologies for embedded memory are discussed as well as testing and yield issues. Some examples of current embedded-memory developments in several representative categories are presented. Owing to rapid progress in Si technology, current high-performance system VLSIs can afford a large embedded memory on chip, which provides wide memory bandwidth, dedicated memory architecture for application, small chip count and compact system, and better system speed scalability along with Si-technology scaling
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A divided/shared bitline sensing scheme for 64 Mb DRAM core High speed page mode sensing scheme for EPROMs and flash EEEPROMs using divided bit line architecture An on-chip 72 K pseudo two-port cache memory subsystem Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features A high random-access-data-rate 4 Mb DRAM with pipeline operation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1