通过向VDD和GND线提供脉冲电压信号的CMOS-LSI开路故障检测方法

H. Sumitomo, T. Nakamura
{"title":"通过向VDD和GND线提供脉冲电压信号的CMOS-LSI开路故障检测方法","authors":"H. Sumitomo, T. Nakamura","doi":"10.1109/IPFA.1997.638123","DOIUrl":null,"url":null,"abstract":"An easy and rapid failure analysis method to detect CMOS-LSI open faults has been developed. This method exploits both the properties of CMOS structure and the voltage contrast image. By supplying pulsed signal to VDD and GND, and observing the voltage contrast image, open faults appear different from the rest of the LSI. An image processing system is proposed which improves image observability and thereby decreases inspection time.","PeriodicalId":159177,"journal":{"name":"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-07-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Open fault detection method for CMOS-LSI by supplying pulsed voltage signal to VDD and GND lines\",\"authors\":\"H. Sumitomo, T. Nakamura\",\"doi\":\"10.1109/IPFA.1997.638123\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An easy and rapid failure analysis method to detect CMOS-LSI open faults has been developed. This method exploits both the properties of CMOS structure and the voltage contrast image. By supplying pulsed signal to VDD and GND, and observing the voltage contrast image, open faults appear different from the rest of the LSI. An image processing system is proposed which improves image observability and thereby decreases inspection time.\",\"PeriodicalId\":159177,\"journal\":{\"name\":\"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-07-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.1997.638123\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.1997.638123","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种简便、快速的故障分析方法来检测CMOS-LSI的开路故障。该方法充分利用了CMOS结构和电压对比图像的特性。通过向VDD和GND提供脉冲信号,并观察电压对比图像,可以看出开路故障与LSI的其他部分不同。提出了一种图像处理系统,提高了图像的可观测性,从而减少了检测时间。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Open fault detection method for CMOS-LSI by supplying pulsed voltage signal to VDD and GND lines
An easy and rapid failure analysis method to detect CMOS-LSI open faults has been developed. This method exploits both the properties of CMOS structure and the voltage contrast image. By supplying pulsed signal to VDD and GND, and observing the voltage contrast image, open faults appear different from the rest of the LSI. An image processing system is proposed which improves image observability and thereby decreases inspection time.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Combination of focused ion beam (FIB) and transmission electron microscopy (TEM) as sub-0.25 /spl mu/m defect characterization tool FIB precision TEM sample preparation using carbon replica A new mechanism of leakage current in ultra-shallow junctions with TiSi/sub 2/ contacts ESD effects on power supply clamps [CMOS ICs] Low-field time dependent dielectric breakdown characterization of very large area gate oxide [CMOS]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1