通过路径移除提高路径延迟故障可测性

U. Sparmann, Lars Köller
{"title":"通过路径移除提高路径延迟故障可测性","authors":"U. Sparmann, Lars Köller","doi":"10.1109/VTEST.1998.670869","DOIUrl":null,"url":null,"abstract":"It has been shown previously, that paths which are internally fanout free and not nonrobustly testable with respect to at least one transition, can be removed from a circuit without changing its functional behavior. This transformation has been successfully applied in order to remove long false paths from a given circuit. In this work, we show how to apply the above transformation in order to improve delay testability. Experimental results demonstrate that large improvements in testability can be obtained at low hardware costs. In addition, the delay of the circuits is even reduced in most cases.","PeriodicalId":128521,"journal":{"name":"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)","volume":"105 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Improving path delay fault testability by path removal\",\"authors\":\"U. Sparmann, Lars Köller\",\"doi\":\"10.1109/VTEST.1998.670869\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"It has been shown previously, that paths which are internally fanout free and not nonrobustly testable with respect to at least one transition, can be removed from a circuit without changing its functional behavior. This transformation has been successfully applied in order to remove long false paths from a given circuit. In this work, we show how to apply the above transformation in order to improve delay testability. Experimental results demonstrate that large improvements in testability can be obtained at low hardware costs. In addition, the delay of the circuits is even reduced in most cases.\",\"PeriodicalId\":128521,\"journal\":{\"name\":\"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)\",\"volume\":\"105 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-04-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VTEST.1998.670869\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTEST.1998.670869","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

前面已经证明,对于至少一个过渡,内部无扇出且不能进行非鲁棒性测试的路径,可以从电路中移除而不改变其功能行为。为了从给定电路中去除长假路径,已经成功地应用了这种转换。在这项工作中,我们展示了如何应用上述转换来提高延迟可测试性。实验结果表明,在较低的硬件成本下,可测试性得到了很大的提高。此外,在大多数情况下,电路的延迟甚至减少了。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Improving path delay fault testability by path removal
It has been shown previously, that paths which are internally fanout free and not nonrobustly testable with respect to at least one transition, can be removed from a circuit without changing its functional behavior. This transformation has been successfully applied in order to remove long false paths from a given circuit. In this work, we show how to apply the above transformation in order to improve delay testability. Experimental results demonstrate that large improvements in testability can be obtained at low hardware costs. In addition, the delay of the circuits is even reduced in most cases.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An approach to modeling and testing memories and its application to CAMs Novel single and double output TSC Berger code checkers A novel routing algorithm for MCM substrate verification using single-ended probe Towards simultaneous delay-fault built-in self-test and partial-scan insertion Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1