一种无电感低噪声放大器电路设计的非侵入式自校正方法

Wenrun Xiao, Weikang Wu, Yin-Wei Chang, Jidong Diao, Yanping Qiao, Xianming Liu, Shan He, Xiaojie Liu, Donghui Guo
{"title":"一种无电感低噪声放大器电路设计的非侵入式自校正方法","authors":"Wenrun Xiao, Weikang Wu, Yin-Wei Chang, Jidong Diao, Yanping Qiao, Xianming Liu, Shan He, Xiaojie Liu, Donghui Guo","doi":"10.1109/asid52932.2021.9651692","DOIUrl":null,"url":null,"abstract":"This paper calibrates an inductorless LNA’s NF and S11 based on non-intrusive self-calibration. Since the NF and S11 of the inductorless LNA depend on transconductance and channel resistance of transistors which have a relationship with the transistors’ port voltage, we use measured dc voltage from the LNA to estimate its NF and S11. Also, we choose the LNA’s bias current and the ratio of the current mirror providing current for PMOS bias transistor as tuning knobs to adjust the LNA’s S11 and NF. To realize non-intrusive self-calibration, measured dc voltage and currents from dummy circuits are used to estimate the LNA’s S11 and NF. Different dummy sizes are used, and we find that there is a trade-off between dummy size and calibration results. The circuits are implemented in 22-nm ultra-low leakage CMOS technology and the calibration algorithm was implemented with Matlab. The simulation results show that a 15.5% yield improvement could be obtained when dc voltages are measured from the primary LNA with current from a 1/2 scaled current mirror and a yield improvement from 11% to 16.5% could be obtained when dc voltages and currents are measured from different sets of dummy circuits.","PeriodicalId":150884,"journal":{"name":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Non-Intrusive Self-Calibration Method for the Circuit Design of Inductorless Low Noise Amplifier\",\"authors\":\"Wenrun Xiao, Weikang Wu, Yin-Wei Chang, Jidong Diao, Yanping Qiao, Xianming Liu, Shan He, Xiaojie Liu, Donghui Guo\",\"doi\":\"10.1109/asid52932.2021.9651692\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper calibrates an inductorless LNA’s NF and S11 based on non-intrusive self-calibration. Since the NF and S11 of the inductorless LNA depend on transconductance and channel resistance of transistors which have a relationship with the transistors’ port voltage, we use measured dc voltage from the LNA to estimate its NF and S11. Also, we choose the LNA’s bias current and the ratio of the current mirror providing current for PMOS bias transistor as tuning knobs to adjust the LNA’s S11 and NF. To realize non-intrusive self-calibration, measured dc voltage and currents from dummy circuits are used to estimate the LNA’s S11 and NF. Different dummy sizes are used, and we find that there is a trade-off between dummy size and calibration results. The circuits are implemented in 22-nm ultra-low leakage CMOS technology and the calibration algorithm was implemented with Matlab. The simulation results show that a 15.5% yield improvement could be obtained when dc voltages are measured from the primary LNA with current from a 1/2 scaled current mirror and a yield improvement from 11% to 16.5% could be obtained when dc voltages and currents are measured from different sets of dummy circuits.\",\"PeriodicalId\":150884,\"journal\":{\"name\":\"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-29\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/asid52932.2021.9651692\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/asid52932.2021.9651692","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文基于非侵入式自校准对无电感LNA的NF和S11进行了校准。由于无电感LNA的NF和S11取决于晶体管的跨导和沟道电阻,而晶体管的跨导和沟道电阻与晶体管的端口电压有关,因此我们使用LNA测量的直流电压来估计其NF和S11。此外,我们选择LNA的偏置电流和为PMOS偏置晶体管提供电流的电流反射镜的比率作为调谐旋钮来调节LNA的S11和NF。为了实现非侵入式自校准,利用虚拟电路测量的直流电压和电流来估计LNA的S11和NF。使用不同的假人尺寸,我们发现假人尺寸和校准结果之间存在权衡。电路采用22nm超低漏CMOS技术实现,并利用Matlab实现了标定算法。仿真结果表明,采用1/2比例电流镜测量直流电压时,产率可提高15.5%;采用不同虚拟电路组测量直流电压和电流时,产率可提高11% ~ 16.5%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Non-Intrusive Self-Calibration Method for the Circuit Design of Inductorless Low Noise Amplifier
This paper calibrates an inductorless LNA’s NF and S11 based on non-intrusive self-calibration. Since the NF and S11 of the inductorless LNA depend on transconductance and channel resistance of transistors which have a relationship with the transistors’ port voltage, we use measured dc voltage from the LNA to estimate its NF and S11. Also, we choose the LNA’s bias current and the ratio of the current mirror providing current for PMOS bias transistor as tuning knobs to adjust the LNA’s S11 and NF. To realize non-intrusive self-calibration, measured dc voltage and currents from dummy circuits are used to estimate the LNA’s S11 and NF. Different dummy sizes are used, and we find that there is a trade-off between dummy size and calibration results. The circuits are implemented in 22-nm ultra-low leakage CMOS technology and the calibration algorithm was implemented with Matlab. The simulation results show that a 15.5% yield improvement could be obtained when dc voltages are measured from the primary LNA with current from a 1/2 scaled current mirror and a yield improvement from 11% to 16.5% could be obtained when dc voltages and currents are measured from different sets of dummy circuits.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Approximate Adder Design Based on Inexact Full Adders A Single Event Effect Simulation Method for RISC-V Processor A Precise 3D Positioning Approach Based on UWB with Reduced Base Stations Digital Decimation Filter Design for a 3rd-Order Sigma-Delta Modulator with Achieving 129 dB SNR VLSI Architecture Design for Adder Convolution Neural Network Accelerator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1