集成几何驱动双极模拟/数字标准单元和半定制设计环境

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI:10.1109/ASIC.1990.186166

Mark R. Rencher, N. Cung, L. Kasel, M. Azhar, A. Fok, B. Burns, I. Miller, R. Hester

{"title":"集成几何驱动双极模拟/数字标准单元和半定制设计环境","authors":"Mark R. Rencher, N. Cung, L. Kasel, M. Azhar, A. Fok, B. Burns, I. Miller, R. Hester","doi":"10.1109/ASIC.1990.186166","DOIUrl":null,"url":null,"abstract":"An integrated geometric driven bipolar analog/digital standard cells and semicustom design environment is presented. The semicustom design environment consists of schematic entry, circuit simulation, statistical simulation, schematic-driven symbolic cell/block layout, and verification, while the standard cell design environment contains schematic entry, behavioral simulation, verification, and place and route.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"71 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"An integrated geometric driven bipolar analog/digital standard cell and semi custom design environment\",\"authors\":\"Mark R. Rencher, N. Cung, L. Kasel, M. Azhar, A. Fok, B. Burns, I. Miller, R. Hester\",\"doi\":\"10.1109/ASIC.1990.186166\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An integrated geometric driven bipolar analog/digital standard cells and semicustom design environment is presented. The semicustom design environment consists of schematic entry, circuit simulation, statistical simulation, schematic-driven symbolic cell/block layout, and verification, while the standard cell design environment contains schematic entry, behavioral simulation, verification, and place and route.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"71 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186166\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186166","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

提出了一种集成的几何驱动双极模拟/数字标准单元和半定制设计环境。半自定义设计环境包括原理图输入、电路仿真、统计仿真、原理图驱动的符号单元/块布局和验证，而标准单元设计环境包括原理图输入、行为仿真、验证以及位置和路由。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

An integrated geometric driven bipolar analog/digital standard cell and semi custom design environment

An integrated geometric driven bipolar analog/digital standard cells and semicustom design environment is presented. The semicustom design environment consists of schematic entry, circuit simulation, statistical simulation, schematic-driven symbolic cell/block layout, and verification, while the standard cell design environment contains schematic entry, behavioral simulation, verification, and place and route.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit

自引率

0.00%

发文量

期刊最新文献

A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)