一个0.8 μm BiCMOS ATM开关在800mbps异步缓冲榕树网络上

K. Sakaue, Y. Shobatake, M. Motoyama, Y. Kumaki, S. Takatsuka, S. Tanaka, H. Hara, K. Matsuda, S. Kitaoka, M. Noda, Y. Niitsu, M. Norishima, H. Momose, K. Maeguchi, S. Shimizu, T. Kodama
{"title":"一个0.8 μm BiCMOS ATM开关在800mbps异步缓冲榕树网络上","authors":"K. Sakaue, Y. Shobatake, M. Motoyama, Y. Kumaki, S. Takatsuka, S. Tanaka, H. Hara, K. Matsuda, S. Kitaoka, M. Noda, Y. Niitsu, M. Norishima, H. Momose, K. Maeguchi, S. Shimizu, T. Kodama","doi":"10.1109/VLSIC.1990.111097","DOIUrl":null,"url":null,"abstract":"A two-input, two-output element switch for use in future ATM (asynchronous transfer mode) switching systems for buffered banyan networks with CASO (contents associated output) buffers has been realized in 0.8-μm BiCMOS technology. Three key features of the element switch architecture are CASO buffers to increase the throughput, SCDB (synchronization in clocked dual-port buffer) to make asynchronous cell transmission possible on the element switches with a simple structure, and CELL-BYPASS, which lowers the latency (the time of cell passage through the element switch). The element switch adopted an ECL (emitter coupled logic) interface to achieve high through rate. Using these techniques, a high-speed, low-latency, very-large-scale buffered self-routing switching network is easily constructed","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"2014 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 0.8 μm BiCMOS ATM switch on the 800 Mbps asynchronous buffered banyan network\",\"authors\":\"K. Sakaue, Y. Shobatake, M. Motoyama, Y. Kumaki, S. Takatsuka, S. Tanaka, H. Hara, K. Matsuda, S. Kitaoka, M. Noda, Y. Niitsu, M. Norishima, H. Momose, K. Maeguchi, S. Shimizu, T. Kodama\",\"doi\":\"10.1109/VLSIC.1990.111097\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A two-input, two-output element switch for use in future ATM (asynchronous transfer mode) switching systems for buffered banyan networks with CASO (contents associated output) buffers has been realized in 0.8-μm BiCMOS technology. Three key features of the element switch architecture are CASO buffers to increase the throughput, SCDB (synchronization in clocked dual-port buffer) to make asynchronous cell transmission possible on the element switches with a simple structure, and CELL-BYPASS, which lowers the latency (the time of cell passage through the element switch). The element switch adopted an ECL (emitter coupled logic) interface to achieve high through rate. Using these techniques, a high-speed, low-latency, very-large-scale buffered self-routing switching network is easily constructed\",\"PeriodicalId\":239990,\"journal\":{\"name\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"volume\":\"2014 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1990.111097\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1990.111097","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

一种用于未来ATM(异步传输模式)交换系统的双输入双输出元件开关已在0.8 μ m BiCMOS技术中实现,该开关用于具有CASO(内容相关输出)缓冲区的缓冲榕树网络。元件交换机架构的三个关键特征是CASO缓冲器(用于增加吞吐量)、SCDB(时钟双端口缓冲器中的同步)(用于在结构简单的元件交换机上实现异步单元传输)和cell - bypass(用于降低延迟(单元通过元件交换机的时间))。元件开关采用ECL(发射极耦合逻辑)接口,实现高通达率。利用这些技术,可以很容易地构建高速、低延迟、超大规模的缓冲自路由交换网络
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 0.8 μm BiCMOS ATM switch on the 800 Mbps asynchronous buffered banyan network
A two-input, two-output element switch for use in future ATM (asynchronous transfer mode) switching systems for buffered banyan networks with CASO (contents associated output) buffers has been realized in 0.8-μm BiCMOS technology. Three key features of the element switch architecture are CASO buffers to increase the throughput, SCDB (synchronization in clocked dual-port buffer) to make asynchronous cell transmission possible on the element switches with a simple structure, and CELL-BYPASS, which lowers the latency (the time of cell passage through the element switch). The element switch adopted an ECL (emitter coupled logic) interface to achieve high through rate. Using these techniques, a high-speed, low-latency, very-large-scale buffered self-routing switching network is easily constructed
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A divided/shared bitline sensing scheme for 64 Mb DRAM core High speed page mode sensing scheme for EPROMs and flash EEEPROMs using divided bit line architecture An on-chip 72 K pseudo two-port cache memory subsystem Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features A high random-access-data-rate 4 Mb DRAM with pipeline operation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1