片上互连的实验电学特性

B. Biswas, A. Glasser, S. Lipa, M. Steer, P. Franzon, D. Griffis, P. Russell
{"title":"片上互连的实验电学特性","authors":"B. Biswas, A. Glasser, S. Lipa, M. Steer, P. Franzon, D. Griffis, P. Russell","doi":"10.1109/EPEP.1997.634038","DOIUrl":null,"url":null,"abstract":"This paper describes the transmission line and capacitance measurements made on a 0.25 micron test chip. Transmission lines were characterized to frequencies up to 20 GHz using a Hewlett Packard network analyzer and capacitances were determined using conventional capacitance meter. These measurements will help to develop benchmark capacitance and resistance values of on-chip interconnect structures. Measurements of the physical dimension of the interconnect structures will facilitate the determination of the effects of geometric assumptions made by capacitance extraction tools.","PeriodicalId":220951,"journal":{"name":"Electrical Performance of Electronic Packaging","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Experimental electrical characterization of on-chip interconnects\",\"authors\":\"B. Biswas, A. Glasser, S. Lipa, M. Steer, P. Franzon, D. Griffis, P. Russell\",\"doi\":\"10.1109/EPEP.1997.634038\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the transmission line and capacitance measurements made on a 0.25 micron test chip. Transmission lines were characterized to frequencies up to 20 GHz using a Hewlett Packard network analyzer and capacitances were determined using conventional capacitance meter. These measurements will help to develop benchmark capacitance and resistance values of on-chip interconnect structures. Measurements of the physical dimension of the interconnect structures will facilitate the determination of the effects of geometric assumptions made by capacitance extraction tools.\",\"PeriodicalId\":220951,\"journal\":{\"name\":\"Electrical Performance of Electronic Packaging\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-10-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Electrical Performance of Electronic Packaging\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPEP.1997.634038\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electrical Performance of Electronic Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEP.1997.634038","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

本文介绍了在0.25微米测试芯片上对传输线和电容的测量。使用惠普网络分析仪表征传输线的频率高达20 GHz,使用传统电容计确定电容。这些测量将有助于开发片上互连结构的基准电容和电阻值。互连结构的物理尺寸测量将有助于确定电容提取工具所做的几何假设的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Experimental electrical characterization of on-chip interconnects
This paper describes the transmission line and capacitance measurements made on a 0.25 micron test chip. Transmission lines were characterized to frequencies up to 20 GHz using a Hewlett Packard network analyzer and capacitances were determined using conventional capacitance meter. These measurements will help to develop benchmark capacitance and resistance values of on-chip interconnect structures. Measurements of the physical dimension of the interconnect structures will facilitate the determination of the effects of geometric assumptions made by capacitance extraction tools.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low-cost technique for reducing the simultaneous switching noise in sub-board packaging configurations Time domain multiconductor transmission line analysis using effective internal impedance Ultra low loss millimeter wave MCM interconnects Survey of model reduction techniques for analysis of package and interconnect models of high-speed designs Delta-I noise avoidance methodology for high performance chip designs [CMOS microprocessors]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1