CMOS亚纳秒真ecl输出缓冲器

E. Seevinck, J. Dikken, H. Schumacher
{"title":"CMOS亚纳秒真ecl输出缓冲器","authors":"E. Seevinck, J. Dikken, H. Schumacher","doi":"10.1109/VLSIC.1989.1037465","DOIUrl":null,"url":null,"abstract":"Abstruct -An emitter coupled logic (ECL) lOOK compatible output buffer circuit fabricated in a submicrometer CMOS-only process is presented. High speed (0.9-11s delay) and sufficient precision are achieved through the use of a new circuit principle. Negative feedback and an error correction technique are applied in such a way that external components and/or additional power supplies are not required. Aspects of stability and accuracy are investigated and simulation results are discussed to explain the new circuit technique. The actual design and practical aspects of it, such as layout, implementation in silicon, as well as technology features, are shown. Measured results and simulation results, showing the good performance of the ECL output buffer across a wide range of capacitive loading, are presented.","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"21","resultStr":"{\"title\":\"CMOS subnanosecond true-ECL output buffer\",\"authors\":\"E. Seevinck, J. Dikken, H. Schumacher\",\"doi\":\"10.1109/VLSIC.1989.1037465\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Abstruct -An emitter coupled logic (ECL) lOOK compatible output buffer circuit fabricated in a submicrometer CMOS-only process is presented. High speed (0.9-11s delay) and sufficient precision are achieved through the use of a new circuit principle. Negative feedback and an error correction technique are applied in such a way that external components and/or additional power supplies are not required. Aspects of stability and accuracy are investigated and simulation results are discussed to explain the new circuit technique. The actual design and practical aspects of it, such as layout, implementation in silicon, as well as technology features, are shown. Measured results and simulation results, showing the good performance of the ECL output buffer across a wide range of capacitive loading, are presented.\",\"PeriodicalId\":136228,\"journal\":{\"name\":\"Symposium 1989 on VLSI Circuits\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"21\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Symposium 1989 on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1989.1037465\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037465","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 21

摘要

摘要:提出了一种基于亚微米cmos工艺的发射极耦合逻辑(ECL) lOOK兼容输出缓冲电路。采用了一种新的电路原理,实现了高速度(延迟0.9-11s)和足够的精度。负反馈和纠错技术的应用方式使外部组件和/或额外的电源不需要。从稳定性和精度两个方面进行了研究,并讨论了仿真结果来说明新电路技术。文中给出了该系统的实际设计和实用方面,如布局、在硅片上的实现以及技术特点。测量结果和仿真结果表明,ECL输出缓冲器在大范围容性负载下具有良好的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
CMOS subnanosecond true-ECL output buffer
Abstruct -An emitter coupled logic (ECL) lOOK compatible output buffer circuit fabricated in a submicrometer CMOS-only process is presented. High speed (0.9-11s delay) and sufficient precision are achieved through the use of a new circuit principle. Negative feedback and an error correction technique are applied in such a way that external components and/or additional power supplies are not required. Aspects of stability and accuracy are investigated and simulation results are discussed to explain the new circuit technique. The actual design and practical aspects of it, such as layout, implementation in silicon, as well as technology features, are shown. Measured results and simulation results, showing the good performance of the ECL output buffer across a wide range of capacitive loading, are presented.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A circuit design for 2 Gbit/s Si brpolar crosspoint switch LSIs Mappable memory subsystem for high speed applications A 36μa 4MB PSRAM with quadruple array operation High reliability CMOS SRAM with built-in soft defect detection "A 1.6ns 64kb ECL RAM with 1K gate logic"
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1