采用硅编译技术设计了用于CD数字音频系统的DSP组件

R. Woudsma, A. Delaruelle
{"title":"采用硅编译技术设计了用于CD数字音频系统的DSP组件","authors":"R. Woudsma, A. Delaruelle","doi":"10.1109/CICC.1989.56796","DOIUrl":null,"url":null,"abstract":"The PIRAMID silicon compiler, which incorporates architecture synthesis, module generation, and floorplanning tools, is described. Design efficiency is evaluated by the design of an error corrector for a compact-disk digital audio system. A syndrome generator chip was found functionally correct and showed acceptable performance. The silicon compilation method has proved to be sufficiently mature to approach industrial constraints. Using a complete silicon compilation design system like PIRAMID, a system designer can iterate many different architecture solutions within a man-week. A flexible module library and gridless layout strategy give area efficient solutions","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"The design of DSP components for the CD digital audio system using silicon compilation techniques\",\"authors\":\"R. Woudsma, A. Delaruelle\",\"doi\":\"10.1109/CICC.1989.56796\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The PIRAMID silicon compiler, which incorporates architecture synthesis, module generation, and floorplanning tools, is described. Design efficiency is evaluated by the design of an error corrector for a compact-disk digital audio system. A syndrome generator chip was found functionally correct and showed acceptable performance. The silicon compilation method has proved to be sufficiently mature to approach industrial constraints. Using a complete silicon compilation design system like PIRAMID, a system designer can iterate many different architecture solutions within a man-week. A flexible module library and gridless layout strategy give area efficient solutions\",\"PeriodicalId\":165054,\"journal\":{\"name\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1989.56796\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56796","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

描述了PIRAMID硅编译器,该编译器集成了架构合成、模块生成和平面图工具。通过对光盘数字音频系统误差校正器的设计来评价设计效率。发现一个综合征产生芯片功能正确,表现出可接受的性能。硅编译方法已被证明是足够成熟的,可以接近工业限制。使用像PIRAMID这样的完整的硅编译设计系统,系统设计师可以在一个人的一周内迭代许多不同的架构解决方案。灵活的模块库和无网格布局策略提供了区域高效的解决方案
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
The design of DSP components for the CD digital audio system using silicon compilation techniques
The PIRAMID silicon compiler, which incorporates architecture synthesis, module generation, and floorplanning tools, is described. Design efficiency is evaluated by the design of an error corrector for a compact-disk digital audio system. A syndrome generator chip was found functionally correct and showed acceptable performance. The silicon compilation method has proved to be sufficiently mature to approach industrial constraints. Using a complete silicon compilation design system like PIRAMID, a system designer can iterate many different architecture solutions within a man-week. A flexible module library and gridless layout strategy give area efficient solutions
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1