基于前向体偏置技术的低电压低功耗双频LNA设计

A. Dehqan, K. Mafinezhad, E. Kargaran, H. Nabovati
{"title":"基于前向体偏置技术的低电压低功耗双频LNA设计","authors":"A. Dehqan, K. Mafinezhad, E. Kargaran, H. Nabovati","doi":"10.1109/ICECS.2011.6122344","DOIUrl":null,"url":null,"abstract":"A low voltage, low power dual band Low Noise Amplifier (LNA) is presented in this paper. By employing a forward body bias of the MOSFET and current reuse topology the LNA can be operated at reduced supply voltage and power consumption while maintaining high gain due to its topology. Using 0.18 um CMOS process the LNA is designed at 2.4 GHz and 5.2GHz with 13.1 dB and 14.2 dB voltage gains and 2.9dB and 2.6dB NF respectively with 0.7V supply voltage and 3mW power consumption.","PeriodicalId":251525,"journal":{"name":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","volume":"49 4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Design of low voltage low power dual-band LNA with forward body biasing technique\",\"authors\":\"A. Dehqan, K. Mafinezhad, E. Kargaran, H. Nabovati\",\"doi\":\"10.1109/ICECS.2011.6122344\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A low voltage, low power dual band Low Noise Amplifier (LNA) is presented in this paper. By employing a forward body bias of the MOSFET and current reuse topology the LNA can be operated at reduced supply voltage and power consumption while maintaining high gain due to its topology. Using 0.18 um CMOS process the LNA is designed at 2.4 GHz and 5.2GHz with 13.1 dB and 14.2 dB voltage gains and 2.9dB and 2.6dB NF respectively with 0.7V supply voltage and 3mW power consumption.\",\"PeriodicalId\":251525,\"journal\":{\"name\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"volume\":\"49 4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 18th IEEE International Conference on Electronics, Circuits, and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2011.6122344\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 18th IEEE International Conference on Electronics, Circuits, and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2011.6122344","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文介绍了一种低电压、低功耗的双频低噪声放大器。通过采用MOSFET的正向偏置和电流复用拓扑,LNA可以在降低电源电压和功耗的情况下工作,同时由于其拓扑结构而保持高增益。LNA采用0.18 um CMOS工艺设计,工作频率分别为2.4 GHz和5.2GHz,电压增益分别为13.1 dB和14.2 dB, NF增益分别为2.9dB和2.6dB,电源电压为0.7V,功耗为3mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of low voltage low power dual-band LNA with forward body biasing technique
A low voltage, low power dual band Low Noise Amplifier (LNA) is presented in this paper. By employing a forward body bias of the MOSFET and current reuse topology the LNA can be operated at reduced supply voltage and power consumption while maintaining high gain due to its topology. Using 0.18 um CMOS process the LNA is designed at 2.4 GHz and 5.2GHz with 13.1 dB and 14.2 dB voltage gains and 2.9dB and 2.6dB NF respectively with 0.7V supply voltage and 3mW power consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Controlling the bandwidth of Bulk Acoustic Wave filter using a decoder designed on 65nm process High level characterization and optimization of a GPSK modulator with genetic algorithm Asymmetric large size multiplication using embedded blocks with efficient compression technique in FPGAs Circuit authentication based on Ring-Oscillator PUFs High performance 4:1 multiplexer with ambipolar double-gate FETs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1