两级OTA LHP零的新配置

M. Rashtian, Ali Najd
{"title":"两级OTA LHP零的新配置","authors":"M. Rashtian, Ali Najd","doi":"10.1109/IICM55040.2021.9730239","DOIUrl":null,"url":null,"abstract":"A non-Miller high bandwidth (BW) two-stage class A-AB operational transconductance amplifier (OTA) is presented. A nulling resistor with a series compensating capacitor is applied at the output node, extending the gain-bandwidth product (GBW) by introducing a left-half-plane (LHP) zero. Also, simple circuitry included an analog inverter is applied to achieve class A-AB. The proposed circuit is simulated using a $\\boldsymbol{0.18\\mu} \\mathbf{m}\\ \\boldsymbol{1.8}\\mathbf{V}$ CMOS process standard technology. Simulation results with a 10pF capacitance load show that DC gain, GBW, average SR, average 1% settling time, and phase margin (PM) are 56.0 dB, 145.2 MHz, 89.8 $\\mathbf{V}/\\mu\\mathbf{s}, \\boldsymbol{25.0}$ ns, and 58.2°, respectively. The PM, GBW, and average SR change to 79.1°,26.7 MHz, and $\\boldsymbol{17.1}\\mathbf{V}/\\boldsymbol{\\mu}\\mathbf{S}$, respectively, when driving a 100 pF capacitance load. Small signal analysis and simulation results indicate that the proposed OTA has a good performance at a large capacitive load. The proposed amplifier consumes 0.54mW @ 1.8V, which makes it a high current efficiency two-stage amplifier.","PeriodicalId":299499,"journal":{"name":"2021 Iranian International Conference on Microelectronics (IICM)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-12-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A New Configuration for Two-Stage OTA LHP Zeroes\",\"authors\":\"M. Rashtian, Ali Najd\",\"doi\":\"10.1109/IICM55040.2021.9730239\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A non-Miller high bandwidth (BW) two-stage class A-AB operational transconductance amplifier (OTA) is presented. A nulling resistor with a series compensating capacitor is applied at the output node, extending the gain-bandwidth product (GBW) by introducing a left-half-plane (LHP) zero. Also, simple circuitry included an analog inverter is applied to achieve class A-AB. The proposed circuit is simulated using a $\\\\boldsymbol{0.18\\\\mu} \\\\mathbf{m}\\\\ \\\\boldsymbol{1.8}\\\\mathbf{V}$ CMOS process standard technology. Simulation results with a 10pF capacitance load show that DC gain, GBW, average SR, average 1% settling time, and phase margin (PM) are 56.0 dB, 145.2 MHz, 89.8 $\\\\mathbf{V}/\\\\mu\\\\mathbf{s}, \\\\boldsymbol{25.0}$ ns, and 58.2°, respectively. The PM, GBW, and average SR change to 79.1°,26.7 MHz, and $\\\\boldsymbol{17.1}\\\\mathbf{V}/\\\\boldsymbol{\\\\mu}\\\\mathbf{S}$, respectively, when driving a 100 pF capacitance load. Small signal analysis and simulation results indicate that the proposed OTA has a good performance at a large capacitive load. The proposed amplifier consumes 0.54mW @ 1.8V, which makes it a high current efficiency two-stage amplifier.\",\"PeriodicalId\":299499,\"journal\":{\"name\":\"2021 Iranian International Conference on Microelectronics (IICM)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-12-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 Iranian International Conference on Microelectronics (IICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IICM55040.2021.9730239\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 Iranian International Conference on Microelectronics (IICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IICM55040.2021.9730239","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种非米勒高带宽(BW)两级A- ab类运算跨导放大器(OTA)。在输出节点上加一个带有串联补偿电容的零电阻,通过引入左半平面(LHP)零来扩展增益带宽积(GBW)。此外,简单的电路包括一个模拟逆变器的应用,以实现类A-AB。该电路采用$\boldsymbol{0.18\mu} \mathbf{m}\ \boldsymbol{1.8}\mathbf{V}$ CMOS工艺标准技术进行仿真。在10pF电容负载下的仿真结果表明,直流增益、GBW、平均SR、平均1%稳定时间和相位裕度分别为56.0 dB、145.2 MHz、89.8 $\mathbf{V}/\mu\mathbf{s}、\boldsymbol{25.0}$ ns和58.2°。当驱动100 pF电容负载时,PM、GBW和平均SR分别变化为79.1°、26.7 MHz和$\boldsymbol{17.1}\mathbf{V}/\boldsymbol{\mu}\mathbf{S}$。小信号分析和仿真结果表明,所提出的OTA在大容性负载下具有良好的性能。所提出的放大器功耗为0.54mW @ 1.8V,使其成为高电流效率的两级放大器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A New Configuration for Two-Stage OTA LHP Zeroes
A non-Miller high bandwidth (BW) two-stage class A-AB operational transconductance amplifier (OTA) is presented. A nulling resistor with a series compensating capacitor is applied at the output node, extending the gain-bandwidth product (GBW) by introducing a left-half-plane (LHP) zero. Also, simple circuitry included an analog inverter is applied to achieve class A-AB. The proposed circuit is simulated using a $\boldsymbol{0.18\mu} \mathbf{m}\ \boldsymbol{1.8}\mathbf{V}$ CMOS process standard technology. Simulation results with a 10pF capacitance load show that DC gain, GBW, average SR, average 1% settling time, and phase margin (PM) are 56.0 dB, 145.2 MHz, 89.8 $\mathbf{V}/\mu\mathbf{s}, \boldsymbol{25.0}$ ns, and 58.2°, respectively. The PM, GBW, and average SR change to 79.1°,26.7 MHz, and $\boldsymbol{17.1}\mathbf{V}/\boldsymbol{\mu}\mathbf{S}$, respectively, when driving a 100 pF capacitance load. Small signal analysis and simulation results indicate that the proposed OTA has a good performance at a large capacitive load. The proposed amplifier consumes 0.54mW @ 1.8V, which makes it a high current efficiency two-stage amplifier.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design of a 3-state Unit Cell for DMTL Phase Shifters Design of high linear CMOS Mixer for 5G Applications A 350μW Low Noise Amplifier for IOT Applications Design and Simulation of Optical XNOR Logic Gate Based on MEMS Technology High Slew Rate Op-Amp Using LHP Zeroes
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1