基于JEDEC JS-001-2014的集成电路级HBM ESD脉冲仿真模型

M. Kaufmann, T. Ostermann
{"title":"基于JEDEC JS-001-2014的集成电路级HBM ESD脉冲仿真模型","authors":"M. Kaufmann, T. Ostermann","doi":"10.1109/EMCCOMPO.2015.7358357","DOIUrl":null,"url":null,"abstract":"A 3rd order lumped element circuit for the simulation of the JEDEC JS-001-2014 HBM ESD pulse is proposed. The resulting current pulse is analytically computed with a state space model of the circuit. For the purpose of verification a computer algebra system is used, solving and checking the model if it generates a current pulse which fulfils the requirements. The values of the voltage pulse, resistor, inductor and capacitor can be changed dynamically, resulting in an instant check against the standard which is also visualised by a plot. Finally the results are compared against numerical simulation in SPICE.","PeriodicalId":236992,"journal":{"name":"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"Simulation model based on JEDEC JS-001-2014 for circuit simulation of HBM ESD pulses on IC level\",\"authors\":\"M. Kaufmann, T. Ostermann\",\"doi\":\"10.1109/EMCCOMPO.2015.7358357\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 3rd order lumped element circuit for the simulation of the JEDEC JS-001-2014 HBM ESD pulse is proposed. The resulting current pulse is analytically computed with a state space model of the circuit. For the purpose of verification a computer algebra system is used, solving and checking the model if it generates a current pulse which fulfils the requirements. The values of the voltage pulse, resistor, inductor and capacitor can be changed dynamically, resulting in an instant check against the standard which is also visualised by a plot. Finally the results are compared against numerical simulation in SPICE.\",\"PeriodicalId\":236992,\"journal\":{\"name\":\"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-12-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EMCCOMPO.2015.7358357\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 10th International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMCCOMPO.2015.7358357","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

提出了一种用于JEDEC JS-001-2014 HBM ESD脉冲仿真的三阶集总元件电路。用电路的状态空间模型解析计算得到的脉冲电流。为了验证,使用计算机代数系统对模型进行求解,并检查模型是否产生满足要求的电流脉冲。电压脉冲、电阻器、电感和电容器的值可以动态改变,从而根据标准进行即时检查,也可以通过绘图可视化。最后与SPICE中的数值模拟结果进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Simulation model based on JEDEC JS-001-2014 for circuit simulation of HBM ESD pulses on IC level
A 3rd order lumped element circuit for the simulation of the JEDEC JS-001-2014 HBM ESD pulse is proposed. The resulting current pulse is analytically computed with a state space model of the circuit. For the purpose of verification a computer algebra system is used, solving and checking the model if it generates a current pulse which fulfils the requirements. The values of the voltage pulse, resistor, inductor and capacitor can be changed dynamically, resulting in an instant check against the standard which is also visualised by a plot. Finally the results are compared against numerical simulation in SPICE.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Near-field injection on a Safe System Basis Chip at silicon level On-chip Watchdog to monitor RTOS activity in MPSoC exposed to noisy environment Developing a universal exchange format for Integrated Circuit Emission Model - Conducted Emissions Functional analysis of an integrated communication interface during ESD DPI set-up for ICs with differential inputs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1