M. Iijima, M. Kitamura, K. Hamada, K. Fukuoka, M. Numa, A. Tada, S. Maegawa
{"title":"在0.5V-V/sub / DD/下PD-SOI上自提通管逻辑的有源体偏置控制技术","authors":"M. Iijima, M. Kitamura, K. Hamada, K. Fukuoka, M. Numa, A. Tada, S. Maegawa","doi":"10.1109/SOI.2005.1563530","DOIUrl":null,"url":null,"abstract":"In this paper, we propose an active body-biasing controlled (ABC)-bootstrap PTL (pass-transistor logic) on PD-SOI at 0.5 V-V/sub DD/ for ultra low power design. Applying active body-biasing to bootstrap PTL is the key for higher performance without output voltage loss by boosting gate voltage with coupling capacitance between source and body. Lowering V/sub th/ by body biasing also contributes for high speed operation. Experimental results have shown improvement in both delay time and power consumption.","PeriodicalId":116606,"journal":{"name":"2005 IEEE International SOI Conference Proceedings","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Active body-biasing control technique for bootstrap pass-transistor logic on PD-SOI at 0.5V-V/sub DD/\",\"authors\":\"M. Iijima, M. Kitamura, K. Hamada, K. Fukuoka, M. Numa, A. Tada, S. Maegawa\",\"doi\":\"10.1109/SOI.2005.1563530\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we propose an active body-biasing controlled (ABC)-bootstrap PTL (pass-transistor logic) on PD-SOI at 0.5 V-V/sub DD/ for ultra low power design. Applying active body-biasing to bootstrap PTL is the key for higher performance without output voltage loss by boosting gate voltage with coupling capacitance between source and body. Lowering V/sub th/ by body biasing also contributes for high speed operation. Experimental results have shown improvement in both delay time and power consumption.\",\"PeriodicalId\":116606,\"journal\":{\"name\":\"2005 IEEE International SOI Conference Proceedings\",\"volume\":\"24 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-12-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE International SOI Conference Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.2005.1563530\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2005.1563530","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Active body-biasing control technique for bootstrap pass-transistor logic on PD-SOI at 0.5V-V/sub DD/
In this paper, we propose an active body-biasing controlled (ABC)-bootstrap PTL (pass-transistor logic) on PD-SOI at 0.5 V-V/sub DD/ for ultra low power design. Applying active body-biasing to bootstrap PTL is the key for higher performance without output voltage loss by boosting gate voltage with coupling capacitance between source and body. Lowering V/sub th/ by body biasing also contributes for high speed operation. Experimental results have shown improvement in both delay time and power consumption.