{"title":"系统级设计的建模方面","authors":"F. Rammig","doi":"10.1109/EURDAC.1993.410688","DOIUrl":null,"url":null,"abstract":"The necessity for a common modeling approach for heterogeneous systems is discussed. As an example for such a modeling technique, extended predicate/transition nets (Pr/T-Nets) are introduced. These nets can combine modeling in a declarative way by means of first order logic with an operational interpretation inherited from Petri nets. The added concepts of hierarchy and recursion allow the description of extremely complex systems. Three applications of Pr/T-Nets are shown: control of complex design systems, timing analysis, and the implementation of communication protocols.<<ETX>>","PeriodicalId":339176,"journal":{"name":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Modelling aspects of system level design\",\"authors\":\"F. Rammig\",\"doi\":\"10.1109/EURDAC.1993.410688\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The necessity for a common modeling approach for heterogeneous systems is discussed. As an example for such a modeling technique, extended predicate/transition nets (Pr/T-Nets) are introduced. These nets can combine modeling in a declarative way by means of first order logic with an operational interpretation inherited from Petri nets. The added concepts of hierarchy and recursion allow the description of extremely complex systems. Three applications of Pr/T-Nets are shown: control of complex design systems, timing analysis, and the implementation of communication protocols.<<ETX>>\",\"PeriodicalId\":339176,\"journal\":{\"name\":\"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference\",\"volume\":\"37 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-09-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EURDAC.1993.410688\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EURDAC.1993.410688","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

讨论了异构系统通用建模方法的必要性。作为这种建模技术的一个例子,介绍了扩展谓词/转换网络(Pr/T-Nets)。这些网络可以通过一阶逻辑与继承自Petri网的操作解释以声明的方式结合建模。添加的层次和递归概念允许描述极其复杂的系统。介绍了Pr/T-Nets在复杂设计系统控制、时序分析和通信协议实现等方面的应用
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Modelling aspects of system level design
The necessity for a common modeling approach for heterogeneous systems is discussed. As an example for such a modeling technique, extended predicate/transition nets (Pr/T-Nets) are introduced. These nets can combine modeling in a declarative way by means of first order logic with an operational interpretation inherited from Petri nets. The added concepts of hierarchy and recursion allow the description of extremely complex systems. Three applications of Pr/T-Nets are shown: control of complex design systems, timing analysis, and the implementation of communication protocols.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Conditional and unconditional hardware sharing in pipeline synthesis Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning Extended 0/1 LP formulation for the scheduling problem in high-level synthesis The CALLAS synthesis system and its application to mechatronic ASIC design problems Realizing expression graphs using table-lookup FPGAs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1