使用Idd方法进行输出时序测量

J. Vollrath
{"title":"使用Idd方法进行输出时序测量","authors":"J. Vollrath","doi":"10.1109/MTDT.2003.1222359","DOIUrl":null,"url":null,"abstract":"The exact placement of the data output eye for high speed single and double data rate (SDR, DDR) synchronous dynamic random access memories (SDRAM) allows high speed operation. For the timing measurement method via current presented in this paper the tester drives data at the same time as the device. The current consumption of the device is depending on the overlap of the tester output waveform and the waveform of the data driven by the device under test (DUT). This paper presents the measurement method and results from a 128M x4 SDRAM and compares them to a traditional approach using a data strobe.","PeriodicalId":412381,"journal":{"name":"Records of the 2003 International Workshop on Memory Technology, Design and Testing","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Output timing measurement using an Idd method\",\"authors\":\"J. Vollrath\",\"doi\":\"10.1109/MTDT.2003.1222359\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The exact placement of the data output eye for high speed single and double data rate (SDR, DDR) synchronous dynamic random access memories (SDRAM) allows high speed operation. For the timing measurement method via current presented in this paper the tester drives data at the same time as the device. The current consumption of the device is depending on the overlap of the tester output waveform and the waveform of the data driven by the device under test (DUT). This paper presents the measurement method and results from a 128M x4 SDRAM and compares them to a traditional approach using a data strobe.\",\"PeriodicalId\":412381,\"journal\":{\"name\":\"Records of the 2003 International Workshop on Memory Technology, Design and Testing\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-07-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Records of the 2003 International Workshop on Memory Technology, Design and Testing\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MTDT.2003.1222359\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Records of the 2003 International Workshop on Memory Technology, Design and Testing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MTDT.2003.1222359","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

数据输出眼的精确位置用于高速单和双数据速率(SDR, DDR)同步动态随机存取存储器(SDRAM),允许高速操作。对于本文提出的电流定时测量方法,测试仪与器件同时驱动数据。设备的电流消耗取决于测试仪输出波形和被测设备(DUT)驱动的数据波形的重叠。本文介绍了128M x4 SDRAM的测量方法和结果,并将其与使用数据频闪器的传统方法进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Output timing measurement using an Idd method
The exact placement of the data output eye for high speed single and double data rate (SDR, DDR) synchronous dynamic random access memories (SDRAM) allows high speed operation. For the timing measurement method via current presented in this paper the tester drives data at the same time as the device. The current consumption of the device is depending on the overlap of the tester output waveform and the waveform of the data driven by the device under test (DUT). This paper presents the measurement method and results from a 128M x4 SDRAM and compares them to a traditional approach using a data strobe.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
ITRS commodity memory roadmap A testability-driven optimizer and wrapper generator for embedded memories Systematic memory test generation for DRAM defects causing two floating nodes A 40 ns random access time low voltage 2Mbits EEPROM memory for embedded applications Reducing test time of embedded SRAMs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1