采用针对毫米波应用优化的BCB硅上技术的40GHz低噪声接收器电路

S. Pruvost, R. Cuchet, D. Pellissier, I. Telliez, M. Devulder, X. Gagnard, P. Ancey, M. Aid, F. Danneville, G. Dambrine, N. Rolland, S. Lépilliet
{"title":"采用针对毫米波应用优化的BCB硅上技术的40GHz低噪声接收器电路","authors":"S. Pruvost, R. Cuchet, D. Pellissier, I. Telliez, M. Devulder, X. Gagnard, P. Ancey, M. Aid, F. Danneville, G. Dambrine, N. Rolland, S. Lépilliet","doi":"10.1109/RFIC.2007.380850","DOIUrl":null,"url":null,"abstract":"This paper presents a low area, low consumption, 40 GHz low noise amplifier (LNA), a down-converter and an oscillator, from which the performance of a 40 GHz wireless receiver can be estimated. The circuits were realized using a post-processing BCB above-IC technology and 0.13 mum SiGe:C BiCMOS HBT process, and their performance are compared with those obtained on circuits without post-processing. The 40 GHz LNA exhibits a noise figure of 2.2 dB with an associated gain of 17 dB and a DC power consumption of 20 mW. The measured double-sideband noise figure of the mixer is 4.7 dB with an associated conversion gain of 6.5 dB and a DC consumption of 4.8 mW. The 40 GHz oscillator has a phase noise of -107 dBc/Hz at 1 MHz offset from the carrier measured on a 50 Ohms load. The oscillator output power is 0 dBm for a DC consumption of 15 mW. Beyond these never published results in term of noise figure at 40 GHz, this post-processing technology gives the opportunity to determine the intrinsic noise figure value of the active device (HBT).","PeriodicalId":356468,"journal":{"name":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"40GHz Low Noise Receiver Circuits using BCB Above-Silicon Technology Optimized for Millimeter-wave Applications\",\"authors\":\"S. Pruvost, R. Cuchet, D. Pellissier, I. Telliez, M. Devulder, X. Gagnard, P. Ancey, M. Aid, F. Danneville, G. Dambrine, N. Rolland, S. Lépilliet\",\"doi\":\"10.1109/RFIC.2007.380850\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low area, low consumption, 40 GHz low noise amplifier (LNA), a down-converter and an oscillator, from which the performance of a 40 GHz wireless receiver can be estimated. The circuits were realized using a post-processing BCB above-IC technology and 0.13 mum SiGe:C BiCMOS HBT process, and their performance are compared with those obtained on circuits without post-processing. The 40 GHz LNA exhibits a noise figure of 2.2 dB with an associated gain of 17 dB and a DC power consumption of 20 mW. The measured double-sideband noise figure of the mixer is 4.7 dB with an associated conversion gain of 6.5 dB and a DC consumption of 4.8 mW. The 40 GHz oscillator has a phase noise of -107 dBc/Hz at 1 MHz offset from the carrier measured on a 50 Ohms load. The oscillator output power is 0 dBm for a DC consumption of 15 mW. Beyond these never published results in term of noise figure at 40 GHz, this post-processing technology gives the opportunity to determine the intrinsic noise figure value of the active device (HBT).\",\"PeriodicalId\":356468,\"journal\":{\"name\":\"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium\",\"volume\":\"59 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2007.380850\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2007.380850","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文设计了一种低面积、低功耗的40ghz低噪声放大器(LNA)、一个下变频和一个振荡器,以此来估计40ghz无线接收机的性能。电路采用后处理BCB + ic技术和0.13 μ g SiGe:C BiCMOS HBT工艺实现,并与未后处理电路的性能进行了比较。40ghz LNA的噪声系数为2.2 dB,相关增益为17 dB,直流功耗为20 mW。测量到的混合器的双向带噪声系数为4.7 dB,相关转换增益为6.5 dB,直流功耗为4.8 mW。40 GHz振荡器的相位噪声为-107 dBc/Hz,与载波在50欧姆负载上测量的1 MHz偏移。振荡器输出功率为0 dBm,直流功耗为15 mW。除了这些从未公布过的40 GHz噪声系数结果之外,这种后处理技术还提供了确定有源器件(HBT)固有噪声系数值的机会。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
40GHz Low Noise Receiver Circuits using BCB Above-Silicon Technology Optimized for Millimeter-wave Applications
This paper presents a low area, low consumption, 40 GHz low noise amplifier (LNA), a down-converter and an oscillator, from which the performance of a 40 GHz wireless receiver can be estimated. The circuits were realized using a post-processing BCB above-IC technology and 0.13 mum SiGe:C BiCMOS HBT process, and their performance are compared with those obtained on circuits without post-processing. The 40 GHz LNA exhibits a noise figure of 2.2 dB with an associated gain of 17 dB and a DC power consumption of 20 mW. The measured double-sideband noise figure of the mixer is 4.7 dB with an associated conversion gain of 6.5 dB and a DC consumption of 4.8 mW. The 40 GHz oscillator has a phase noise of -107 dBc/Hz at 1 MHz offset from the carrier measured on a 50 Ohms load. The oscillator output power is 0 dBm for a DC consumption of 15 mW. Beyond these never published results in term of noise figure at 40 GHz, this post-processing technology gives the opportunity to determine the intrinsic noise figure value of the active device (HBT).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Compact 5GHz Standing-Wave Resonator-based VCO in 0.13/spl mu/m CMOS A Sub-10mW 2Mbps BFSK Transceiver at 1.35 to 1.75GHz Built-in Self Testing of a DRP-Based GSM Transmitter A 0.13-/spl mu/m CMOS Digital Phase Shifter for K-band Phased Arrays Experimental Characterization of the Effect of Metal Dummy Fills on Spiral Inductors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1