具有16位性能的12.8 mhz σ - δ调制器

B. Brandt, D. Wingard, B. Wooley
{"title":"具有16位性能的12.8 mhz σ - δ调制器","authors":"B. Brandt, D. Wingard, B. Wooley","doi":"10.1109/VLSIC.1990.111078","DOIUrl":null,"url":null,"abstract":"The authors describe a CMOS second-order Σ-Δ modulator that does not require error correction or component trimming to achieve virtually ideal 16-b performance at a conversion rate of 50 kHz. This modulator is a fully differential circuit that operates from a single 5-V power supply and does not require the use of precision sample-and-hold circuitry. With an oversampling ratio of 256 and a clock rate of 12.8 MHz, an experimental implementation of the modulator achieves a 98-dB dynamic range and 94-dB linearity. The nearly ideal 16-b performance of the modulator and its small area of 0.39 mm2 and power dissipation of only 13.8 mW make it suitable for use as a digital-audio quality analog interface within digital signal processing chips and systems","PeriodicalId":239990,"journal":{"name":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A 12.8-MHz sigma-delta modulator with 16-bit performance\",\"authors\":\"B. Brandt, D. Wingard, B. Wooley\",\"doi\":\"10.1109/VLSIC.1990.111078\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The authors describe a CMOS second-order Σ-Δ modulator that does not require error correction or component trimming to achieve virtually ideal 16-b performance at a conversion rate of 50 kHz. This modulator is a fully differential circuit that operates from a single 5-V power supply and does not require the use of precision sample-and-hold circuitry. With an oversampling ratio of 256 and a clock rate of 12.8 MHz, an experimental implementation of the modulator achieves a 98-dB dynamic range and 94-dB linearity. The nearly ideal 16-b performance of the modulator and its small area of 0.39 mm2 and power dissipation of only 13.8 mW make it suitable for use as a digital-audio quality analog interface within digital signal processing chips and systems\",\"PeriodicalId\":239990,\"journal\":{\"name\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., 1990 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1990.111078\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., 1990 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1990.111078","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

作者描述了CMOS二阶Σ & delta;调制器,不需要纠错或组件修剪,以实现几乎理想的16-b性能在50千赫的转换率。该调制器是一个完全差分电路,从单个5v电源运行,不需要使用精密采样和保持电路。该调制器的过采样比为256,时钟频率为12.8 MHz,实验实现的动态范围为98 db,线性度为94 db。该调制器近乎理想的16b性能及其0.39 mm2的小面积和仅13.8 mW的功耗使其适合用作数字信号处理芯片和系统中的数字音频质量模拟接口
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 12.8-MHz sigma-delta modulator with 16-bit performance
The authors describe a CMOS second-order Σ-Δ modulator that does not require error correction or component trimming to achieve virtually ideal 16-b performance at a conversion rate of 50 kHz. This modulator is a fully differential circuit that operates from a single 5-V power supply and does not require the use of precision sample-and-hold circuitry. With an oversampling ratio of 256 and a clock rate of 12.8 MHz, an experimental implementation of the modulator achieves a 98-dB dynamic range and 94-dB linearity. The nearly ideal 16-b performance of the modulator and its small area of 0.39 mm2 and power dissipation of only 13.8 mW make it suitable for use as a digital-audio quality analog interface within digital signal processing chips and systems
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A divided/shared bitline sensing scheme for 64 Mb DRAM core High speed page mode sensing scheme for EPROMs and flash EEEPROMs using divided bit line architecture An on-chip 72 K pseudo two-port cache memory subsystem Architecture and design of a second-level cache chip with copy-back and 160 MB/s burst-transfer features A high random-access-data-rate 4 Mb DRAM with pipeline operation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1