亚微米MOSFET技术中冲击电离反馈的门电流

J. Bude
{"title":"亚微米MOSFET技术中冲击电离反馈的门电流","authors":"J. Bude","doi":"10.1109/VLSIT.1995.520877","DOIUrl":null,"url":null,"abstract":"Because gate currents, I/sub G/, are a sensitive measure of the high energy tail of the hot carrier distribution, understanding their origins is essential to understanding hot carrier effects in MOSFETs. To this end, the gate current of nMOSFETs designed for 0.1 /spl mu/m operation-tenth micron technology-has been investigated theoretically and experimentally. Monte Carlo transport simulations have identified a new I/sub G/ mechanism in these devices based on impact ionization feedback through the vertical fields of the drain substrate junction.","PeriodicalId":328379,"journal":{"name":"1995 Symposium on VLSI Technology. Digest of Technical Papers","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"68","resultStr":"{\"title\":\"Gate current by impact ionization feedback in sub-micron MOSFET technologies\",\"authors\":\"J. Bude\",\"doi\":\"10.1109/VLSIT.1995.520877\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Because gate currents, I/sub G/, are a sensitive measure of the high energy tail of the hot carrier distribution, understanding their origins is essential to understanding hot carrier effects in MOSFETs. To this end, the gate current of nMOSFETs designed for 0.1 /spl mu/m operation-tenth micron technology-has been investigated theoretically and experimentally. Monte Carlo transport simulations have identified a new I/sub G/ mechanism in these devices based on impact ionization feedback through the vertical fields of the drain substrate junction.\",\"PeriodicalId\":328379,\"journal\":{\"name\":\"1995 Symposium on VLSI Technology. Digest of Technical Papers\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-06-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"68\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1995 Symposium on VLSI Technology. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.1995.520877\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1995 Symposium on VLSI Technology. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1995.520877","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 68

摘要

由于栅极电流I/sub G/是热载子分布的高能尾的敏感测量,因此了解它们的起源对于理解mosfet中的热载子效应至关重要。为此,从理论上和实验上研究了0.1 /spl mu/m操作(10微米技术)下nmosfet的栅极电流。蒙特卡罗输运模拟已经确定了这些器件中基于通过漏极衬底结垂直场的冲击电离反馈的新的I/sub / G/机制。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Gate current by impact ionization feedback in sub-micron MOSFET technologies
Because gate currents, I/sub G/, are a sensitive measure of the high energy tail of the hot carrier distribution, understanding their origins is essential to understanding hot carrier effects in MOSFETs. To this end, the gate current of nMOSFETs designed for 0.1 /spl mu/m operation-tenth micron technology-has been investigated theoretically and experimentally. Monte Carlo transport simulations have identified a new I/sub G/ mechanism in these devices based on impact ionization feedback through the vertical fields of the drain substrate junction.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Semiconductor CIM system, innovation toward the year 2000 CVD SiN/sub X/ anti-reflective coating for sub-0.5 /spl mu/m lithography Advantage of small geometry silicon MOSFETs for high-frequency analog applications under low power supply voltage of 0.5 V The influence of oxygen at epitaxial Si/Si substrate interface for 0.1 /spl mu/m epitaxial Si channel N-MOSFETs grown by UHV-CVD High-current, small parasitic capacitance MOS FET on a poly-Si interlayered (PSI: /spl Psi/) SOI wafer
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1