Z. Hu, G. Sarris, C. De Martino, M. Spirito, E. McCune
{"title":"0.13 μm SiGe BiCMOS技术d波段功率放大器的设计与线性分析","authors":"Z. Hu, G. Sarris, C. De Martino, M. Spirito, E. McCune","doi":"10.1109/CSICS.2017.8240469","DOIUrl":null,"url":null,"abstract":"A two-stage D-band differential cascode power amplifier is presented, integrated using the IHP 0.13 pm SiGe BiCMOS technology. A compact layout of the cascode stage is proposed to minimize the parasitics contributing to potential instability, achieving 13 dB of gain/stage while operating at 46% of fT, using stage peaking. The PA is analyzed using Booth chart techniques showing that the amplifier can operate with greatly reduced supply and bias while maintaining linearity dynamic range. The fabricated prototype achieves P1dB, Psat, and IIP2 of 0.2 dBm, 6.2 dBm, and 25.5 dBm respectively with 26 dB overall gain. The AM-PM conversion of the PA is experimentally characterized showing phase fluctuations lower than ±1.5° in a 10 GHz bandwidth. Furthermore, it exhibits 1 dB deviation of power gain over 40 dB input power range with 0.4 V supply variation.","PeriodicalId":129729,"journal":{"name":"2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Design and linearity analysis of a D-band power amplifier in 0.13 μm SiGe BiCMOS technology\",\"authors\":\"Z. Hu, G. Sarris, C. De Martino, M. Spirito, E. McCune\",\"doi\":\"10.1109/CSICS.2017.8240469\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A two-stage D-band differential cascode power amplifier is presented, integrated using the IHP 0.13 pm SiGe BiCMOS technology. A compact layout of the cascode stage is proposed to minimize the parasitics contributing to potential instability, achieving 13 dB of gain/stage while operating at 46% of fT, using stage peaking. The PA is analyzed using Booth chart techniques showing that the amplifier can operate with greatly reduced supply and bias while maintaining linearity dynamic range. The fabricated prototype achieves P1dB, Psat, and IIP2 of 0.2 dBm, 6.2 dBm, and 25.5 dBm respectively with 26 dB overall gain. The AM-PM conversion of the PA is experimentally characterized showing phase fluctuations lower than ±1.5° in a 10 GHz bandwidth. Furthermore, it exhibits 1 dB deviation of power gain over 40 dB input power range with 0.4 V supply variation.\",\"PeriodicalId\":129729,\"journal\":{\"name\":\"2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSICS.2017.8240469\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2017.8240469","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design and linearity analysis of a D-band power amplifier in 0.13 μm SiGe BiCMOS technology
A two-stage D-band differential cascode power amplifier is presented, integrated using the IHP 0.13 pm SiGe BiCMOS technology. A compact layout of the cascode stage is proposed to minimize the parasitics contributing to potential instability, achieving 13 dB of gain/stage while operating at 46% of fT, using stage peaking. The PA is analyzed using Booth chart techniques showing that the amplifier can operate with greatly reduced supply and bias while maintaining linearity dynamic range. The fabricated prototype achieves P1dB, Psat, and IIP2 of 0.2 dBm, 6.2 dBm, and 25.5 dBm respectively with 26 dB overall gain. The AM-PM conversion of the PA is experimentally characterized showing phase fluctuations lower than ±1.5° in a 10 GHz bandwidth. Furthermore, it exhibits 1 dB deviation of power gain over 40 dB input power range with 0.4 V supply variation.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
